Datasheet AD9225 (Analog Devices) - 3

FabricanteAnalog Devices
Descripción12-Bit , 25 MSPS Monolithic A/D Converter
Páginas / Página26 / 3 — AD9225–SPECIFICATIONS. (AVDD = 5 V, DRVDD = 5 V, fSAMPLE = 25 MSPS, VREF …
RevisiónC
Formato / tamaño de archivoPDF / 1.0 Mb
Idioma del documentoInglés

AD9225–SPECIFICATIONS. (AVDD = 5 V, DRVDD = 5 V, fSAMPLE = 25 MSPS, VREF = 2.0 V, VINB = 2.5 V dc, TMIN to TMAX,

AD9225–SPECIFICATIONS (AVDD = 5 V, DRVDD = 5 V, fSAMPLE = 25 MSPS, VREF = 2.0 V, VINB = 2.5 V dc, TMIN to TMAX,

Línea de modelo para esta hoja de datos

Versión de texto del documento

AD9225–SPECIFICATIONS (AVDD = 5 V, DRVDD = 5 V, fSAMPLE = 25 MSPS, VREF = 2.0 V, VINB = 2.5 V dc, TMIN to TMAX, DC SPECIFICATIONS unless otherwise noted.) Parameter Min Typ Max Unit
RESOLUTION 12 Bits MAX CONVERSION RATE 25 MHz INPUT REFERRED NOISE VREF = 1.0 V 0.35 LSB rms VREF = 2.0 V 0.17 LSB rms ACCURACY Integral Nonlinearity (INL) ±1.0 ±2.5 LSB Differential Nonlinearity (DNL) ±0.4 ±1.0 LSB No Missing Codes 12 Bits Guaranteed Zero Error (@ 25∞C) ±0.3 ±0.6 % FSR Gain Error (@ 25∞C)1 ±0.5 ±2.2 % FSR Gain Error (@ 25∞C)2 ±0.4 ±1.7 % FSR TEMPERATURE DRIFT Zero Error ±2 ppm/∞C Gain Error1 ±26 ppm/∞C Gain Error2 ±0.4 ppm/∞C POWER SUPPLY REJECTION AVDD (+5 V ± 0.25 V) ±0.1 ±0.35 % FSR ANALOG INPUT Input Span 2 V p-p 4 V p-p Input (VINA or VINB) Range 0 V AVDD V Input Capacitance 10 pF INTERNAL VOLTAGE REFERENCE Output Voltage (1 V Mode) 1.0 V Output Voltage Tolerance (1 V Mode) ±5 ±17 mV Output Voltage (2.0 V Mode) 2.0 V Output Voltage Tolerance (2.0 V Mode) ±10 ±35 mV Output Current (Available for External Loads) 1.0 mA Load Regulation3 1.0 3.4 mV REFERENCE INPUT RESISTANCE 8 kW POWER SUPPLIES Supply Voltages AVDD 4.75 5 5.25 V (± 5% AVDD Operating) DRVDD 2.85 5.25 V (± 5% DRVDD Operating) Supply Currents IAVDD 65 72.5 mA IDRVDD 2.0 4.0 mA POWER CONSUMPTION External Reference 280 310 mW (VREF = 1 V) 335 373 mW (VREF = 2 V) Internal Reference 290 mW (VREF = 1 V) 345 mW (VREF = 2 V) NOTES 1Includes internal voltage reference error. 2Excludes internal voltage reference error. 3Load regulation with 1 mA load current (in addition to that required by the AD9225). Specifications subject to change without notice. –2– Rev. C Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS TERMINOLOGY Integral Nonlinearity (INL) Differential Nonlinearity (DNL, No Missing Codes) Zero Error Gain Error Temperature Drift Power Supply Rejection Aperture Jitter Aperture Delay Signal-to-Noise and Distortion Ratio (S/N+D, SINAD) Effective Number of Bits (ENOB) Total Harmonic Distortion (THD) Signal-to-Noise Ratio (SNR) Spurious-Free Dynamic Range (SFDR) TYPICAL PERFORMANCE CHARACTERISTICS INTRODUCTION ANALOG INPUT AND REFERENCE OVERVIEW ANALOG INPUT OPERATION REFERENCE OPERATION DRIVING THE ANALOG INPUTS SINGLE-ENDED MODE OF OPERATION DC COUPLING AND INTERFACE ISSUES Simple Op Amp Buffer Op Amp with DC Level Shifting AC COUPLING AND INTERFACE ISSUES Simple AC Interface Alternative AC Interface OP AMP SELECTION GUIDE DIFFERENTIAL MODE OF OPERATION REFERENCE CONFIGURATIONS USING THE INTERNAL REFERENCE Single-Ended Input with 0 to 2 3 VREF Range Resistor Programmable Reference USING AN EXTERNAL REFERENCE Variable Input Span with VCM = 2.5 V Single-Ended Input with 0 to 2 ¥ VREF Range DIGITAL INPUTS AND OUTPUTS Digital Outputs Out-Of-Range (OTR) Digital Output Driver Considerations (DRVDD) Clock Input and Considerations Direct IF Down Conversion Using the AD9225 GROUNDING AND DECOUPLING Analog and Digital Grounding Analog and Digital Driver Supply Decoupling OUTLINE DIMENSIONS Ordering Guide REVISION HISTORY