Datasheet ADG1308, ADG1309 (Analog Devices) - 8
| Fabricante | Analog Devices |
| Descripción | 4-and 8-Channel ±15 V/+12 V Multiplexers |
| Páginas / Página | 16 / 8 — ADG1308/ADG1309. A0 1. 16 A1. EN 2. 15 GND. VDD. ADG1309. S1A 4. TOP … |
| Revisión | A |
| Formato / tamaño de archivo | PDF / 364 Kb |
| Idioma del documento | Inglés |
ADG1308/ADG1309. A0 1. 16 A1. EN 2. 15 GND. VDD. ADG1309. S1A 4. TOP VIEW. 13 S1B. (Not to Scale). S2A 5. 12 S2B. S3A 6. 11 S3B. S4A 7. 10 S4B. DA 8
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 8 link to page 8
ADG1308/ADG1309 A0 1 16 A1 EN 2 15 GND V 3 14 SS VDD ADG1309 S1A 4 TOP VIEW 13 S1B (Not to Scale) S2A 5 12 S2B S3A 6 11 S3B S4A 7 10 S4B
3
DA 8 9 DB
-00 09 60 0 Figure 3. ADG1309 Pin Configuration (TSSOP and SOIC_N)
Table 6. ADG1309 Pin Function Descriptions Pin Number SOIC/TSSOP Mnemonic Description
1 A0 Logic Control Input A0. 2 EN Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches. 3 VSS Most Negative Power Supply Potential. In single supply applications, this pin can be connected to ground. 4 S1A Source Terminal 1A. Can be an input or an output. 5 S2A Source Terminal 2A. Can be an input or an output. 6 S3A Source Terminal 3A. Can be an input or an output. 7 S4A Source Terminal 4A. Can be an input or an output. 8 DA Drain Terminal A. Can be an input or an output. 9 DB Drain Terminal B. Can be an input or an output. 10 S4B Source Terminal 4B. Can be an input or an output. 11 S3B Source Terminal 3B. Can be an input or an output. 12 S2B Source Terminal 2B. Can be an input or an output. 13 S1B Source Terminal 1B. Can be an input or an output. 14 VDD Most Positive Power Supply Potential. 15 GND Ground (0 V) Reference. 16 A1 Logic Control Input A1.
ADG1309 TRUTH TABLE Table 7. Al A0 EN ON SWITCH PAIR
X1 X
1
0 NONE 0 0 1 1 0 1 1 2 1 0 1 3 1 1 1 4 1 X = Don’t care. Rev. A | Page 8 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAMS GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS ADG1308 TRUTH TABLE ADG1309 TRUTH TABLE TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS TERMINOLOGY OUTLINE DIMENSIONS ORDERING GUIDE
ADG1308/ADG1309 A0 1 16 A1 EN 2 15 GND V 3 14 SS VDD ADG1309 S1A 4 TOP VIEW 13 S1B (Not to Scale) S2A 5 12 S2B S3A 6 11 S3B S4A 7 10 S4B
3
DA 8 9 DB
-00 09 60 0 Figure 3. ADG1309 Pin Configuration (TSSOP and SOIC_N)
Table 6. ADG1309 Pin Function Descriptions Pin Number SOIC/TSSOP Mnemonic Description
1 A0 Logic Control Input A0. 2 EN Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches. 3 VSS Most Negative Power Supply Potential. In single supply applications, this pin can be connected to ground. 4 S1A Source Terminal 1A. Can be an input or an output. 5 S2A Source Terminal 2A. Can be an input or an output. 6 S3A Source Terminal 3A. Can be an input or an output. 7 S4A Source Terminal 4A. Can be an input or an output. 8 DA Drain Terminal A. Can be an input or an output. 9 DB Drain Terminal B. Can be an input or an output. 10 S4B Source Terminal 4B. Can be an input or an output. 11 S3B Source Terminal 3B. Can be an input or an output. 12 S2B Source Terminal 2B. Can be an input or an output. 13 S1B Source Terminal 1B. Can be an input or an output. 14 VDD Most Positive Power Supply Potential. 15 GND Ground (0 V) Reference. 16 A1 Logic Control Input A1.
ADG1309 TRUTH TABLE Table 7. Al A0 EN ON SWITCH PAIR
X1 X
1
0 NONE 0 0 1 1 0 1 1 2 1 0 1 3 1 1 1 4 1 X = Don’t care. Rev. A | Page 8 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAMS GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS ADG1308 TRUTH TABLE ADG1309 TRUTH TABLE TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS TERMINOLOGY OUTLINE DIMENSIONS ORDERING GUIDE