Datasheet ADN4624 (Analog Devices) - 9
| Fabricante | Analog Devices |
| Descripción | 5.7 kV RMS, Quad-Channel LVDS 2.5 Gigabit Isolator |
| Páginas / Página | 20 / 9 — ADN4624. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. Figure 3. Pin … |
| Formato / tamaño de archivo | PDF / 3.5 Mb |
| Idioma del documento | Inglés |
ADN4624. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. Figure 3. Pin Configuration. Table 13. Pin Function Descriptions. Pin No
Línea de modelo para esta hoja de datos
Versión de texto del documento
Data Sheet
ADN4624 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Figure 3. Pin Configuration Table 13. Pin Function Descriptions Pin No. Mnemonic Description
1, 14 VDD1 1.8 V Power Supply for Side 1. Connect both pins externally and bypass to GND1 with 0.1 μF capacitors. 2, 3, 13 GND1 Ground, Side 1. 4 DIN1+ Noninverted Differential Input 1. 5 DIN1− Inverted Differential Input 1. 6 DIN2+ Noninverted Differential Input 2. 7 DIN2− Inverted Differential Input 2. 8 DIN3+ Noninverted Differential Input 3. 9 DIN3− Inverted Differential Input 3. 10 DIN4+ Noninverted Differential Input 4. 11 DIN4− Inverted Differential Input 4. 12 REFRESH1 Active Low Enable for Side 1 Refresh Function. Short to GND1 for normal operation with refresh enabled, or short to VDD1 for lower power, lower jitter, and quieter operation with refresh disabled. 15, 28 VDD2 1.8 V Power Supply for Side 2. Connect both pins externally and bypass to GND2 with 0.1 μF capacitors. 16, 26, 27 GND2 Ground, Side 2. 17 REFRESH2 Active Low Enable for Side 1 Refresh Function. Short to GND2 for normal operation with refresh enabled, or short to VDD2 for lower power, lower jitter, and quieter operation with refresh disabled. 18 DOUT4− Inverted Differential Output 4. 19 DOUT4+ Noninverted Differential Output 4. 20 DOUT3− Inverted Differential Output 3. 21 DOUT3+ Noninverted Differential Output 3. 22 DOUT2− Inverted Differential Output 2. 23 DOUT2+ Noninverted Differential Output 2. 24 DOUT1− Inverted Differential Output 1. 25 DOUT1+ Noninverted Differential Output 1.
analog.com Rev. 0 | 9 of 20
Document Outline Features Applications Functional Block Diagram General Description Specifications Receiver Input Threshold Test Voltages Timing Specifications Insulation and Safety Related Specifications Package Characteristics Regulatory Information DIN V VDE V 0884-11 (VDE V 0884-11) Insulation Characteristics (Pending) Recommended Operating Conditions Absolute Maximum Ratings Thermal Resistance Electrostatic Discharge (ESD) Ratings ESD Ratings for ADN4624 ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuits and Switching Characteristics Theory of Operation Isolation and Refresh Truth Table Applications Information PCB Layout Application Examples Magnetic Field Immunity Insulation Lifetime Surface Tracking Insulation Wear Out Calculation and Use of Parameters Example Outline Dimensions Ordering Guide Evaluation Boards
ADN4624 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Figure 3. Pin Configuration Table 13. Pin Function Descriptions Pin No. Mnemonic Description
1, 14 VDD1 1.8 V Power Supply for Side 1. Connect both pins externally and bypass to GND1 with 0.1 μF capacitors. 2, 3, 13 GND1 Ground, Side 1. 4 DIN1+ Noninverted Differential Input 1. 5 DIN1− Inverted Differential Input 1. 6 DIN2+ Noninverted Differential Input 2. 7 DIN2− Inverted Differential Input 2. 8 DIN3+ Noninverted Differential Input 3. 9 DIN3− Inverted Differential Input 3. 10 DIN4+ Noninverted Differential Input 4. 11 DIN4− Inverted Differential Input 4. 12 REFRESH1 Active Low Enable for Side 1 Refresh Function. Short to GND1 for normal operation with refresh enabled, or short to VDD1 for lower power, lower jitter, and quieter operation with refresh disabled. 15, 28 VDD2 1.8 V Power Supply for Side 2. Connect both pins externally and bypass to GND2 with 0.1 μF capacitors. 16, 26, 27 GND2 Ground, Side 2. 17 REFRESH2 Active Low Enable for Side 1 Refresh Function. Short to GND2 for normal operation with refresh enabled, or short to VDD2 for lower power, lower jitter, and quieter operation with refresh disabled. 18 DOUT4− Inverted Differential Output 4. 19 DOUT4+ Noninverted Differential Output 4. 20 DOUT3− Inverted Differential Output 3. 21 DOUT3+ Noninverted Differential Output 3. 22 DOUT2− Inverted Differential Output 2. 23 DOUT2+ Noninverted Differential Output 2. 24 DOUT1− Inverted Differential Output 1. 25 DOUT1+ Noninverted Differential Output 1.
analog.com Rev. 0 | 9 of 20
Document Outline Features Applications Functional Block Diagram General Description Specifications Receiver Input Threshold Test Voltages Timing Specifications Insulation and Safety Related Specifications Package Characteristics Regulatory Information DIN V VDE V 0884-11 (VDE V 0884-11) Insulation Characteristics (Pending) Recommended Operating Conditions Absolute Maximum Ratings Thermal Resistance Electrostatic Discharge (ESD) Ratings ESD Ratings for ADN4624 ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuits and Switching Characteristics Theory of Operation Isolation and Refresh Truth Table Applications Information PCB Layout Application Examples Magnetic Field Immunity Insulation Lifetime Surface Tracking Insulation Wear Out Calculation and Use of Parameters Example Outline Dimensions Ordering Guide Evaluation Boards