Datasheet AD5590 (Analog Devices) - 6

link to page 14 link to page 14 link to page 14 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7
AD5590 DAC SPECIFICATIONS
DACVDD = 4.5 V to 5.25 V, RL = 2 kΩ to DACGND, CL = 200 pF to DACGND, VREFIN1 = VREFIN1 = DACVDD. All specifications TMIN to TMAX, unless otherwise noted.
Table 2. Parameter Min Typ Max Unit Conditions/Comments1
STATIC PERFORMANCE2 Resolution 12 Bits Integrated Nonlinearity (INL) −3 ±0.5 +3 LSB See Figure 6 Differential Nonlinearity (DNL) −0.25 +0.25 LSB Guaranteed monotonic by design; see Figure 7 Zero-Code Error 1 12 mV All 0s loaded to DAC register; see Figure 11 Zero-Code Error Drift3 ±2 µV/°C Full-Scale Error −1 −0.2 % FSR All 1s loaded to DAC register Gain Error −1 +1 % FSR Gain Temperature Coefficient3 ±2.5 ppm Of FSR/°C Offset Error −11 ±5 +11 mV DC Power Supply Rejection Ratio3 –80 dB DACVDD ± 10% DC Crosstalk3 External Reference 10 µV Due to full-scale output change, RL = 2 kΩ to DACGND or DACVDD 5 µV/mA Due to load current change 10 µV Due to powering down (per channel) Internal Reference 25 µV Due to full-scale output change, RL = 2 kΩ to DACGND or DACVDD 10 µV/mA Due to load current change OUTPUT CHARACTERISTICS3 Output Voltage Range 0 DACVDD V Capacitive Load Stability 2 nF RL = ∞ 10 nF RL = 2 kΩ DC Output Impedance 0.5 Ω Short-Circuit Current 30 mA DACVDD = 5 V Power-Up Time 4 µs Coming out of power-down mode, DACVDD = 5 V REFERENCE INPUTS Reference Current 40 50 µA VREFINx = DACVDD = 5.5 V (per DAC channel) Reference Input Range 0 DACVDD V Reference Input Impedance3 14.6 kΩ REFERENCE OUTPUT Output Voltage 2.495 2.505 V At ambient Reference Temperature Coefficient3 ±10 ppm/°C Reference Output Impedance3 7.5 kΩ LOGIC INPUTS Input Current −3 +3 µA All digital inputs Input Low Voltage, VINL 0.8 V DACVDD = 5 V Input High Voltage, VINH 2 V DACVDD = 5 V Pin Capacitance3 5 pF Rev. A | Page 6 of 44 Document Outline Features Applications Functional Block Diagram Revision History General Description Specifications ADC Specifications DAC Specifications DAC AC Characteristics Operational Amplifier Specifications Timing Specifications ADC Timing Characteristics DAC Timing Characteristics Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics DAC ADC Amplifier Terminology Theory of Operation DAC Section Resistor String DAC Internal Reference DAC Output Amplifier ADC Section ADC Converter Operation Analog Input ADC Transfer Function Analog Input Selection Digital Inputs VDRIVE Reference Section Amplifier Section Serial Interface Accessing the DAC Block DAC Input Shift Register Interrupt DAC Internal Reference Register DAC Power-On Reset DAC Power-Down Modes DAC Clear Code Register LDAC Function Accessing the ADC Block ADC Modes of Operation Normal Mode (PM1 = PM0 = 1) Full Shutdown (PM1 = 1, PM0 = 0) AutoShutdown (PM1 = 0, PM0 = 1) Autostandby (PM1 = PM0 = 0) Powering Up the ADC Interfacing to the ADC ADC Control Register ADC Sequencer Operation ADC Shadow Register ADC Power vs. Throughput Rate Outline Dimensions Ordering Guide