Datasheet AD5590 (Analog Devices)

16 Input, 16 Output Analog I/O Port with Integrated Amplifiers AD5590 FEATURES Low input bias current: 1 pA maximum Input channels Single supply operation 12-bit successive approximation ADC Low noise: 22 nV/√Hz 16 inputs with sequencer Unity gain stable Fast throughput rate: 1 MSPS Flexible serial interface Wide input bandwidth: 70 dB SNR at f SPI-/QSPI-/MICROWIRE-/DSP-compatible IN = 50 kHz Output channels −40°C to +85°C operation 16 outputs with 12-bit DACs Available in 80-ball CSP_BGA package On-chip 2.5 V reference APPLICATIONS Hardware LDAC and LDAC override function Optical line cards CLR function to programmable code Base stations Rail-to-rail operation General-purpose analog I/O Operational amplifiers Monitoring and control Offset voltage: 2.2 mV maximum FUNCTIONAL BLOCK DIAGRAM ADCV DACV V1+ V2+ V1– V2– V DD DD (×2) REFIN1/VREFOUT1 POWER-ON POWER-DOWN RESET LOGIC LDAC 2.5V REF BUFFER INPUT DAC STRING VOUT0 DSCLK REGISTER REGISTER DAC 0 DSYNC1 DSYNC2 BUFFER INPUT DAC STRING VOUT7 DDIN REGISTER REGISTER DAC 7 DAC LDAC INTERFACE CLR LOGIC BUFFER INPUT DAC STRING VOUT8 REGISTER REGISTER DAC 8 BUFFER INPUT DAC STRING VOUT15 REGISTER REGISTER DAC 15 POWER-DOWN LOGIC VDRIVE 2.5V REF VREFIN2/VREFOUT2 VIN0 ASCLK SEQUENCER ADC ASYNC INTERFACE 12-BIT LOGIC ADIN SUCCESSIVE INPUT T/H APPROXIMATION MUX ADOUT ADC VIN15 AD5590 VREFA
001
IN0(–) IN0(+) OUT0 IN7(–) IN7(+) OUT7 DACGND (×2) ADCGND
07691- Figure 1.
Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 www.analog.com Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 ©2008–2011 Analog Devices, Inc. All rights reserved.
Document Outline Features Applications Functional Block Diagram Revision History General Description Specifications ADC Specifications DAC Specifications DAC AC Characteristics Operational Amplifier Specifications Timing Specifications ADC Timing Characteristics DAC Timing Characteristics Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics DAC ADC Amplifier Terminology Theory of Operation DAC Section Resistor String DAC Internal Reference DAC Output Amplifier ADC Section ADC Converter Operation Analog Input ADC Transfer Function Analog Input Selection Digital Inputs VDRIVE Reference Section Amplifier Section Serial Interface Accessing the DAC Block DAC Input Shift Register Interrupt DAC Internal Reference Register DAC Power-On Reset DAC Power-Down Modes DAC Clear Code Register LDAC Function Accessing the ADC Block ADC Modes of Operation Normal Mode (PM1 = PM0 = 1) Full Shutdown (PM1 = 1, PM0 = 0) AutoShutdown (PM1 = 0, PM0 = 1) Autostandby (PM1 = PM0 = 0) Powering Up the ADC Interfacing to the ADC ADC Control Register ADC Sequencer Operation ADC Shadow Register ADC Power vs. Throughput Rate Outline Dimensions Ordering Guide