Datasheet ADAS1000-3, ADAS1000-4 (Analog Devices)

Low Power, Three Electrode Electrocardiogram (ECG) Analog Front End Data Sheet ADAS1000-3/ ADAS1000- 4 FEATURES
The ADAS1000-4 is a full-featured, 3-channel ECG including
Biopotential signals in; digitized signals out
respiration and pace detection, while the ADAS1000-3 offers
3 acquisition (ECG) channels and one driven lead
only ECG channels with no respiration or pace features.
Can be ganged for 8 electrode + RLD using master
The ADAS1000-3/ADAS1000-4 are designed to simplify
ADAS1000 or ADAS1000-1
the task of acquiring and ensuring quality ECG signals.
AC and DC lead-off detection
They provide a low power, small data acquisition system for
Internal pace detection algorithm on 3 leads
biopotential applications. Auxiliary features that aid in better
Support for user’s own pace
quality ECG signal acquisition include: multichannel averaged
Thoracic impedance measurement (internal/external path)
driven lead, selectable reference drive, fast overload recovery,
Selectable reference lead
flexible respiration circuitry returning magnitude and phase
Scalable noise vs. power control, power-down modes
information, internal pace detection algorithm operating
Low power operation from
on three leads, and the option of ac or dc lead-off detection.
11 mW (1 lead), 15 mW (3 leads)
Several digital output options ensure flexibility when monitor-
Lead or electrode data available
ing and analyzing signals. Value-added cardiac post processing
Supports AAMI EC11:1991/(R)2001/(R)2007, AAMI EC38
is executed external y on a DSP, microprocessor, or FPGA.
R2007, EC13:2002/(R)2007, IEC60601-1 ed. 3.0 b:2005,
Because ECG systems span different applications, the
IEC60601-2-25 ed. 2.0 :2011, IEC60601-2-27 ed. 2.0
ADAS1000-3/ADAS1000-4 feature a power/noise scaling
b:2005, IEC60601-2-51 ed. 1.0 b: 2005
architecture where the noise can be reduced at the expense
Fast overload recovery
of increasing power consumption. Signal acquisition channels
Low or high speed data output rates
may be shut down to save power. Data rates can be reduced to
Serial interface SPI-/QSPI™-/DSP-compatible
save power.
56-lead LFCSP package (9 mm × 9 mm) 64-lead LQFP package (10 mm × 10 mm body size)
To ease manufacturing tests and development as well as offer holistic power-up testing, the ADAS1000-3/ADAS1000-4
APPLICATIONS
offer a suite of features, such as dc and ac test excitation via
ECG: monitor and diagnostic
the calibration DAC and CRC redundancy testing in addition
Bedside patient monitoring, portable telemetry, Holter,
to readback of all relevant register address space.
AED, cardiac defibrillators, ambulatory monitors, pace maker programmer, patient transport, stress testing
The input structure is a differential amplifier input thereby allowing users a variety of configuration options to best suit
GENERAL DESCRIPTION
their application. The ADAS1000-3/ADAS1000-4 measure electro cardiac (ECG) The ADAS1000-3/ADAS1000-4 are available in two package signals, thoracic impedance, pacing artifacts, and lead-on/off options: either a 56-lead LFCSP or a 64-lead LQFP package; status and output this information in the form of a data frame they are specified over −40°C to +85°C temperature range. supplying either lead/vector or electrode data at programmable data rates. Its low power and small size make it suitable for portable, battery-powered applications. The high performance also makes it suitable for higher end diagnostic machines.
Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2012–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS NOISE PERFORMANCE TIMING CHARACTERISTICS Standard Serial Interface Secondary Serial Interface (Master Interface for Customer-Based Digital Pace Algorithm) ADAS1000-4 Only ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS APPLICATIONS INFORMATION OVERVIEW ECG INPUTS—ELECTRODES/LEADS ECG CHANNEL ELECTRODE/LEAD FORMATION AND INPUT STAGE CONFIGURATION Analog Lead Mode and Calculation Digital Lead Mode and Calculation Electrode Mode: Single-Ended Input Electrode Configuration Electrode Mode: Common Electrode A and Common Electrode B Configurations DEFIBRILLATOR PROTECTION ESIS FILTERING ECG PATH INPUT MULTIPLEXING COMMON-MODE SELECTION AND AVERAGING WILSON CENTRAL TERMINAL (WCT) RIGHT LEG DRIVE/REFERENCE DRIVE CALIBRATION DAC GAIN CALIBRATION LEAD-OFF DETECTION DC Lead-Off Detection DC Lead-Off and High Gains AC Lead-Off Detection ADC Out of Range SHIELD DRIVER RESPIRATION (ADAS1000-4 MODEL ONLY) Internal Respiration Capacitors External Respiration Path External Respiration Capacitors Respiration Carrier Frequency EVALUATING RESPIRATION PERFORMANCE PACING ARTIFACT DETECTION FUNCTION (ADAS1000-4 ONLY) Choice of Leads Detection Algorithm Overview Pace Edge Threshold Pace Level Threshold Pace Amplitude Threshold Pace Validation Filters Pace Width Filter BIVENTRICULAR PACERS PACE DETECTION MEASUREMENTS EVALUATING PACE DETECTION PERFORMANCE PACE WIDTH PACE LATENCY PACE DETECTION VIA SECONDARY SERIAL INTERFACE FILTERING VOLTAGE REFERENCE GANG MODE OPERATION Master/Slave Synchronizing Devices Calibration Common Mode Right Leg Drive Sequencing Devices into Gang Mode INTERFACING IN GANG MODE SERIAL INTERFACES STANDARD SERIAL INTERFACE Write Mode Write/Read Data Format Data Frames/Packets Read Mode Serial Clock Rate Data Rate and Skip Mode Data Ready (DRDY) Detecting Missed Conversion Data CRC Word Clocks SECONDARY SERIAL INTERFACE RESET PD FUNCTION SPI OUTPUT FRAME STRUCTURE (ECG AND STATUS DATA) SPI REGISTER DEFINITIONS AND MEMORY MAP CONTROL REGISTERS DETAILS INTERFACE EXAMPLES Example 1: Initialize the Device for ECG Capture and Start Streaming Data Example 2: Enable Respiration and Stream Conversion Data (Applies to ADAS1000-4 Only) Example 3: DC Lead-Off and Stream Conversion Data Example 4: Configure 150 Hz Test Tone Sine Wave on Each ECG Channel and Stream Conversion Data Example 5: Enable Pace Detection and Stream Conversion Data (Applies to ADAS1000-4 Only) Example 6: Writing to Master and Slave Devices and Streaming Conversion Data Slave Configuration (ADAS1000-3) Master Configuration (ADAS1000) SOFTWARE FLOWCHART POWER SUPPLY, GROUNDING, AND DECOUPLING STRATEGY AVDD ADCVDD AND DVDD SUPPLIES UNUSED PINS/PATHS LAYOUT RECOMMENDATIONS OUTLINE DIMENSIONS ORDERING GUIDE