Datasheet AD9671 (Analog Devices) - 2
| Fabricante | Analog Devices |
| Descripción | Octal Ultrasound AFE with Digital Demodulator, JESD204B |
| Páginas / Página | 60 / 2 — AD9671. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 1/16—Revision A: … |
| Revisión | A |
| Formato / tamaño de archivo | PDF / 835 Kb |
| Idioma del documento | Inglés |
AD9671. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 1/16—Revision A: Initial Version
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 4 link to page 4 link to page 8 link to page 9 link to page 12 link to page 12 link to page 12 link to page 13 link to page 16 link to page 16 link to page 20 link to page 21 link to page 21 link to page 29 link to page 38 link to page 39 link to page 40 link to page 40 link to page 41 link to page 42 link to page 43 link to page 43 link to page 44 link to page 44 link to page 46 link to page 46 link to page 46 link to page 46 link to page 46 link to page 46 link to page 59 link to page 60 link to page 60
AD9671 Data Sheet TABLE OF CONTENTS
Features .. 1 CW Doppler Operation ... 39 Applications ... 1 Digital Demodulator/Decimator .. 40 General Description ... 1 Vector Profile .. 40 Revision History ... 2 RF Decimator .. 41 Functional Block Diagram .. 3 Baseband Demodulator and Decimator.. 42 Specifications ... 4 Digital Test Waveforms .. 43 AC Specifications .. 4 Digital Block Power Saving Scheme .. 43 Digital Specifications ... 8 Serial Port Interface (SPI) .. 44 Switching Specifications .. 9 Hardware Interface ... 44 Absolute Maximum Ratings .. 12 Memory Map .. 46 Thermal Impedance ... 12 Reading the Memory Map Table .. 46 ESD Caution .. 12 Reserved Locations .. 46 Pin Configuration and Function Descriptions ... 13 Default Values ... 46 Typical Performance Characteristics ... 16 Logic Levels ... 46 TGC Mode ... 16 Recommended Start-Up Sequence .. 46 CW Doppler Mode ... 20 Memory Map Register Descriptions .. 59 Theory of Operation .. 21 Outline Dimensions ... 60 TGC Operation ... 21 Ordering Guide .. 60 Digital Outputs and Timing .. 29 Analog Test Tone Generation ... 38
REVISION HISTORY 1/16—Revision A: Initial Version
Rev. A | Page 2 of 60 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS CLK±, TX_TRIG± Synchronization Timing Diagram CW Timing Diagram ABSOLUTE MAXIMUM RATINGS THERMAL IMPEDANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TGC MODE CW DOPPLER MODE THEORY OF OPERATION TGC OPERATION Low Noise Amplifier (LNA) Active Impedance Matching LNA Noise CLNA Connection DC Offset Correction/High-Pass Filter Variable Gain Amplifier (VGA) Gain Control VGA Noise Antialiasing Filter (AAF) AAF/VGA Test Mode ADC Clock Input Considerations Clock Duty Cycle Considerations Clock Jitter Considerations Power Dissipation and Power-Down Mode Power and Ground Connection Recommendations Advanced Power Control DIGITAL OUTPUTS AND TIMING JESD204B Transmit Top Level Description JESD204B Overview JESD204B Synchronization Details CGS Phase ILAS Phase Data Transmission Phase Link Setup Parameters Disable Lanes Converter and Lane Configuration Configure the Tail Bits and Control Bits Set Lane Identification Values Set Number of Frames per Multiframe, K Enable Scramble, SCR Set Lane Synchronization Options Verify FCHK, Checksum of JESD204B Interface Parameters Set Additional Digital Output Configuration Options Reenable Lanes After Configuration Frame and Lane Alignment Monitoring and Correction Super Frame and Output Zero Stuffing Digital Outputs and Timing Preemphasis Digital Output Test Patterns SDIO Pin SCLK Pin CSB Pin RBIAS Pin VREF Pin GPOx Pins ADDRx Pins TX_TRIG± Pins ANALOG TEST TONE GENERATION CW DOPPLER OPERATION Quadrature Generation I/Q Demodulator and Phase Shifter DIGITAL DEMODULATOR/DECIMATOR VECTOR PROFILE RF DECIMATOR DC Offset Calibration Multiband AAF and Decimate by 2 High-Pass Filter BASEBAND DEMODULATOR AND DECIMATOR Numerically Controlled Oscillator Decimation Filter Coefficient Memory DIGITAL TEST WAVEFORMS Waveform Generator Channel ID and Ramp Generator Filter Coefficients DIGITAL BLOCK POWER SAVING SCHEME SERIAL PORT INTERFACE (SPI) HARDWARE INTERFACE MEMORY MAP READING THE MEMORY MAP TABLE RESERVED LOCATIONS DEFAULT VALUES LOGIC LEVELS RECOMMENDED START-UP SEQUENCE MEMORY MAP REGISTER DESCRIPTIONS Update (Register 0x0FF) Profile Index and Software TX_TRIG (Register 0x10C) OUTLINE DIMENSIONS ORDERING GUIDE
AD9671 Data Sheet TABLE OF CONTENTS
Features .. 1 CW Doppler Operation ... 39 Applications ... 1 Digital Demodulator/Decimator .. 40 General Description ... 1 Vector Profile .. 40 Revision History ... 2 RF Decimator .. 41 Functional Block Diagram .. 3 Baseband Demodulator and Decimator.. 42 Specifications ... 4 Digital Test Waveforms .. 43 AC Specifications .. 4 Digital Block Power Saving Scheme .. 43 Digital Specifications ... 8 Serial Port Interface (SPI) .. 44 Switching Specifications .. 9 Hardware Interface ... 44 Absolute Maximum Ratings .. 12 Memory Map .. 46 Thermal Impedance ... 12 Reading the Memory Map Table .. 46 ESD Caution .. 12 Reserved Locations .. 46 Pin Configuration and Function Descriptions ... 13 Default Values ... 46 Typical Performance Characteristics ... 16 Logic Levels ... 46 TGC Mode ... 16 Recommended Start-Up Sequence .. 46 CW Doppler Mode ... 20 Memory Map Register Descriptions .. 59 Theory of Operation .. 21 Outline Dimensions ... 60 TGC Operation ... 21 Ordering Guide .. 60 Digital Outputs and Timing .. 29 Analog Test Tone Generation ... 38
REVISION HISTORY 1/16—Revision A: Initial Version
Rev. A | Page 2 of 60 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS CLK±, TX_TRIG± Synchronization Timing Diagram CW Timing Diagram ABSOLUTE MAXIMUM RATINGS THERMAL IMPEDANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TGC MODE CW DOPPLER MODE THEORY OF OPERATION TGC OPERATION Low Noise Amplifier (LNA) Active Impedance Matching LNA Noise CLNA Connection DC Offset Correction/High-Pass Filter Variable Gain Amplifier (VGA) Gain Control VGA Noise Antialiasing Filter (AAF) AAF/VGA Test Mode ADC Clock Input Considerations Clock Duty Cycle Considerations Clock Jitter Considerations Power Dissipation and Power-Down Mode Power and Ground Connection Recommendations Advanced Power Control DIGITAL OUTPUTS AND TIMING JESD204B Transmit Top Level Description JESD204B Overview JESD204B Synchronization Details CGS Phase ILAS Phase Data Transmission Phase Link Setup Parameters Disable Lanes Converter and Lane Configuration Configure the Tail Bits and Control Bits Set Lane Identification Values Set Number of Frames per Multiframe, K Enable Scramble, SCR Set Lane Synchronization Options Verify FCHK, Checksum of JESD204B Interface Parameters Set Additional Digital Output Configuration Options Reenable Lanes After Configuration Frame and Lane Alignment Monitoring and Correction Super Frame and Output Zero Stuffing Digital Outputs and Timing Preemphasis Digital Output Test Patterns SDIO Pin SCLK Pin CSB Pin RBIAS Pin VREF Pin GPOx Pins ADDRx Pins TX_TRIG± Pins ANALOG TEST TONE GENERATION CW DOPPLER OPERATION Quadrature Generation I/Q Demodulator and Phase Shifter DIGITAL DEMODULATOR/DECIMATOR VECTOR PROFILE RF DECIMATOR DC Offset Calibration Multiband AAF and Decimate by 2 High-Pass Filter BASEBAND DEMODULATOR AND DECIMATOR Numerically Controlled Oscillator Decimation Filter Coefficient Memory DIGITAL TEST WAVEFORMS Waveform Generator Channel ID and Ramp Generator Filter Coefficients DIGITAL BLOCK POWER SAVING SCHEME SERIAL PORT INTERFACE (SPI) HARDWARE INTERFACE MEMORY MAP READING THE MEMORY MAP TABLE RESERVED LOCATIONS DEFAULT VALUES LOGIC LEVELS RECOMMENDED START-UP SEQUENCE MEMORY MAP REGISTER DESCRIPTIONS Update (Register 0x0FF) Profile Index and Software TX_TRIG (Register 0x10C) OUTLINE DIMENSIONS ORDERING GUIDE