Datasheet LTC4312 (Analog Devices) - 4
| Fabricante | Analog Devices |
| Descripción | Pin-Selectable, 2-Channel, 2-Wire Multiplexer with Bus Buffers |
| Páginas / Página | 20 / 4 — ELECTRICAL CHARACTERISTICS. The. denotes the specifi cations which apply … |
| Formato / tamaño de archivo | PDF / 200 Kb |
| Idioma del documento | Inglés |
ELECTRICAL CHARACTERISTICS. The. denotes the specifi cations which apply over the full operating
Línea de modelo para esta hoja de datos
Versión de texto del documento
LTC4312
ELECTRICAL CHARACTERISTICS The
l
denotes the specifi cations which apply over the full operating temperature range, otherwise specifi cations are at TA = 25°C. VCC = VCC2 = 3.3V unless otherwise noted. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
ILEAK Input Leakage Current DISCEN = ENABLE1-2 = 5.5V l 0.1 ±10 μA IACC(IN, HL) ACC High, Low Input Current VCC = 5V, VACC = 5V, 0V l ±23 ±40 μA IACC(IN, Z) Allowable Leakage Current in VCC = 5V l ±5 μA Open State IACC(EN, Z) ACC High Z Input Current VCC = 5V l ±5 μA VACC(L, TH) ACC Input Low Threshold VCC = 5V l 0.2•VCC 0.3•VCC 0.4•VCC V Voltages VACC(H,TH) ACC Input High Threshold VCC = 5V l 0.7•VCC 0.8•VCC 0.9•VCC V Voltages
Stuck Low Timeout Circuitry
tTIMEOUT Bus Stuck Low Timer SDAOUT or SCLOUT < 0.3•VCC l 35 45 55 ms VFAULT(OL) FAULT Output Low Voltage IFAULT = 3mA l 0.4 V IFAULT(OH) FAULT Leakage Current l 0.1 ±5 μA
I2C Interface Timing
fSCL(MAX) I2C Frequency Max (Note 6) l 400 kHz tPDHL SDA, SCL Fall Delay VCC = 3V to 5.5V, CBUS = 50pF, IBUS = 1mA (Note 6) 60 100 ns tf SDA, SCL Fall Times VCC = 3V to 5.5V, CBUS = 50pF, IBUS = 1mA (Note 6) 10 ns
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 5:
VIL is tested for the following (VCC, VCC2) combinations: may cause permanent damage to the device. Exposure to any Absolute (2.9V, 5.5V), (5.5V, 2.25V), (3.3V, 3.3V) and (5V, 0V). Maximum Rating condition for extended periods may affect device
Note 6:
Guaranteed by design and not tested. reliability and lifetime.
Note 7:
Measured in a special DC mode with VSDA,SCL = VRTA(TH) + 1V.
Note 2:
All currents into pins are positive and all voltages are referenced to The transient IRTA seen during rising edges when ACC is low will depend GND unless otherwise indicated. on the bus loading condition and the slew rate of the bus. The LTC4312’s
Note 3:
SDAIN, SCLIN pulled low. internal slew rate control circuitry limits the maximum bus rise rate to
Note 4:
V 75V/μs by controlling the transient I MIN = minimum of VCC and VCC2 if VCC2 > 2.25V else VMIN = VCC. RTA. 4312f 4
ELECTRICAL CHARACTERISTICS The
l
denotes the specifi cations which apply over the full operating temperature range, otherwise specifi cations are at TA = 25°C. VCC = VCC2 = 3.3V unless otherwise noted. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
ILEAK Input Leakage Current DISCEN = ENABLE1-2 = 5.5V l 0.1 ±10 μA IACC(IN, HL) ACC High, Low Input Current VCC = 5V, VACC = 5V, 0V l ±23 ±40 μA IACC(IN, Z) Allowable Leakage Current in VCC = 5V l ±5 μA Open State IACC(EN, Z) ACC High Z Input Current VCC = 5V l ±5 μA VACC(L, TH) ACC Input Low Threshold VCC = 5V l 0.2•VCC 0.3•VCC 0.4•VCC V Voltages VACC(H,TH) ACC Input High Threshold VCC = 5V l 0.7•VCC 0.8•VCC 0.9•VCC V Voltages
Stuck Low Timeout Circuitry
tTIMEOUT Bus Stuck Low Timer SDAOUT or SCLOUT < 0.3•VCC l 35 45 55 ms VFAULT(OL) FAULT Output Low Voltage IFAULT = 3mA l 0.4 V IFAULT(OH) FAULT Leakage Current l 0.1 ±5 μA
I2C Interface Timing
fSCL(MAX) I2C Frequency Max (Note 6) l 400 kHz tPDHL SDA, SCL Fall Delay VCC = 3V to 5.5V, CBUS = 50pF, IBUS = 1mA (Note 6) 60 100 ns tf SDA, SCL Fall Times VCC = 3V to 5.5V, CBUS = 50pF, IBUS = 1mA (Note 6) 10 ns
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 5:
VIL is tested for the following (VCC, VCC2) combinations: may cause permanent damage to the device. Exposure to any Absolute (2.9V, 5.5V), (5.5V, 2.25V), (3.3V, 3.3V) and (5V, 0V). Maximum Rating condition for extended periods may affect device
Note 6:
Guaranteed by design and not tested. reliability and lifetime.
Note 7:
Measured in a special DC mode with VSDA,SCL = VRTA(TH) + 1V.
Note 2:
All currents into pins are positive and all voltages are referenced to The transient IRTA seen during rising edges when ACC is low will depend GND unless otherwise indicated. on the bus loading condition and the slew rate of the bus. The LTC4312’s
Note 3:
SDAIN, SCLIN pulled low. internal slew rate control circuitry limits the maximum bus rise rate to
Note 4:
V 75V/μs by controlling the transient I MIN = minimum of VCC and VCC2 if VCC2 > 2.25V else VMIN = VCC. RTA. 4312f 4