Datasheet ADG1311, ADG1312, ADG1313 (Analog Devices) - 10

FabricanteAnalog Devices
Descripción±15 V/12 V Quad SPST Switches
Páginas / Página12 / 10 — ADG1311/ADG1312/ADG1313. TEST CIRCUITS. IDS. S (OFF). ID (OFF). D (ON). …
RevisiónA
Formato / tamaño de archivoPDF / 280 Kb
Idioma del documentoInglés

ADG1311/ADG1312/ADG1313. TEST CIRCUITS. IDS. S (OFF). ID (OFF). D (ON). RON = V1/IDS. NC = NO CONNECT. VDD. VSS. 0.1. ADG1312. 50%. OUT

ADG1311/ADG1312/ADG1313 TEST CIRCUITS IDS S (OFF) ID (OFF) D (ON) RON = V1/IDS NC = NO CONNECT VDD VSS 0.1 ADG1312 50% OUT

Línea de modelo para esta hoja de datos

Versión de texto del documento

ADG1311/ADG1312/ADG1313 TEST CIRCUITS IDS V1 I I S (OFF) ID (OFF) D (ON) S D S D S D A A NC A VS RON = V1/IDS VS VD VD NC = NO CONNECT
05676-020 05676-021 05676-022 Figure 10. On Resistance Figure 11. Off Leakage Figure 12. On Leakage
VDD VSS 0.1
μ
F 0.1
μ
F V ADG1312 IN 50% 50% VDD VSS V S D OUT VIN ADG1311 50% 50% R C V L L S IN 300
Ω
35pF 90% 90% VOUT GND t t ON OFF
05676-023 Figure 13. Switching Times
VDD VSS 0.1
μ
F 0.1
μ
F VIN 50% 50% 0V VDD VSS 90% 90% S1 D1 VOUT1 VS1 VOUT1 0V R CL S2 D2 L V 300
Ω
35pF S2 VOUT2 RL CL 300
Ω
35pF 90% 90% VOUT2 IN1, ADG1313 0V IN2 GND tD tD
05676-024 Figure 14. Break-Before-Make Time Delay
VDD VSS VDD VSS VIN ADG1312 ON OFF R V S OUT S D C V L V S IN 1nF ADG1311 IN VOUT
Δ
VOUT GND Q
× Δ
INJ = CL VOUT
05676-025 Figure 15. Charge Injection Rev. A | Page 10 of 12 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE