Datasheet ADCA3992 (Analog Devices) - 8
| Fabricante | Analog Devices |
| Descripción | 45 MHz to 1218 MHz, CATV Power Doubler Hybrid |
| Páginas / Página | 9 / 8 — ADCA3992. Data Sheet. APPLICATIONS INFORMATION. 550. 500. mA). 450. 400. … |
| Formato / tamaño de archivo | PDF / 272 Kb |
| Idioma del documento | Inglés |
ADCA3992. Data Sheet. APPLICATIONS INFORMATION. 550. 500. mA). 450. 400. CURRE. Y L P. 350. UP S. 300. 250. 0.1. 0.2. 0.3. 0.4. 0.5. 0.6. 0.7. 0.8. 0.9. 1.0. IADJ (V)
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 8 link to page 8
ADCA3992 Data Sheet APPLICATIONS INFORMATION
Basic connections for operating the ADCA3992 are shown in
550
Figure 11. Both the input pin (Pin 1) and the output pin (Pin 9) of the ADCA3992 are matched to 75 Ω. Pin 5 is the VCC pin,
500
which requires 34 V for typical operation, and can support as low as 24 V for lower power operation. It is recommended to
mA) 450 (
leave the IADJ pin (Pin 4) open for ful bias operation. For bias
NT
control on the ADCA3992 supply current, apply an external
400 CURRE
control voltage between 0 V and 1 V at the IADJ pin. Figure 10
Y L P
illustrates the ADCA3992 supply current over control voltages
350 UP S
at the IADJ pin.
300 250
1 1
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
0
IADJ (V)
16777- Figure 10. Supply Current vs. IADJ
ADCA3992 INPUT 1 75Ω LINE OUTPUT 9 75Ω LINE BIAS 2 3 4 5 7 8 IADJ VCC GND GND +34V TYPICAL OR +24V
010
NO CONNECT FOR FULL BIAS 0V TO 1V FOR ADJUSTABLE BIAS
16777- Figure 11. Basic Connections Rev. 0 | Page 8 of 9 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS GENERAL PERFORMANCE DISTORTION DATA, 40 MHz TO 550 MHz ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE
ADCA3992 Data Sheet APPLICATIONS INFORMATION
Basic connections for operating the ADCA3992 are shown in
550
Figure 11. Both the input pin (Pin 1) and the output pin (Pin 9) of the ADCA3992 are matched to 75 Ω. Pin 5 is the VCC pin,
500
which requires 34 V for typical operation, and can support as low as 24 V for lower power operation. It is recommended to
mA) 450 (
leave the IADJ pin (Pin 4) open for ful bias operation. For bias
NT
control on the ADCA3992 supply current, apply an external
400 CURRE
control voltage between 0 V and 1 V at the IADJ pin. Figure 10
Y L P
illustrates the ADCA3992 supply current over control voltages
350 UP S
at the IADJ pin.
300 250
1 1
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
0
IADJ (V)
16777- Figure 10. Supply Current vs. IADJ
ADCA3992 INPUT 1 75Ω LINE OUTPUT 9 75Ω LINE BIAS 2 3 4 5 7 8 IADJ VCC GND GND +34V TYPICAL OR +24V
010
NO CONNECT FOR FULL BIAS 0V TO 1V FOR ADJUSTABLE BIAS
16777- Figure 11. Basic Connections Rev. 0 | Page 8 of 9 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS GENERAL PERFORMANCE DISTORTION DATA, 40 MHz TO 550 MHz ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE