Datasheet ADP5030 (Analog Devices) - 9

FabricanteAnalog Devices
DescripciónDual, 200 mA, High Performance RF LDO with Load Switch
Páginas / Página20 / 9 — ADP5030. 0.150. TJ = +125°C. –10. J = +85°C. RIPPLE = 50mV. –20. IN1 = …
RevisiónB
Formato / tamaño de archivoPDF / 813 Kb
Idioma del documentoInglés

ADP5030. 0.150. TJ = +125°C. –10. J = +85°C. RIPPLE = 50mV. –20. IN1 = 3.3V. 0.125. VOUT1 = 1.2V. Ω (. TJ = +25°C. –30. COUT = 1µF. TJ = –5°C. –40

ADP5030 0.150 TJ = +125°C –10 J = +85°C RIPPLE = 50mV –20 IN1 = 3.3V 0.125 VOUT1 = 1.2V Ω ( TJ = +25°C –30 COUT = 1µF TJ = –5°C –40

Línea de modelo para esta hoja de datos

Versión de texto del documento

ADP5030 0.150 0 TJ = +125°C –10 T V J = +85°C RIPPLE = 50mV V –20 IN1 = 3.3V ) 0.125 VOUT1 = 1.2V Ω ( TJ = +25°C –30 COUT = 1µF CE TJ = –5°C –40 AN LOAD = 200mA B) T TJ = –40°C d LOAD = 100mA IS 0.100 S –50 R ( LOAD = 10mA R S LOAD = 1mA P H RE –60 C IT –70 W S 0.075 –80
5 8 01
–90
01 3- 3- 89 89 07
0.050
07
–100 1 10 100 1k 10 100 1k 10k 100k 1M 10M LOAD CURRENT (mA) FREQUENCY (Hz)
Figure 15. Load Switch RDSON vs. Load Current, VIN2 = 1.8 V Figure 18. Power Supply Rejection Ratio vs. Frequency, VIN1 = 3.3 V, VOUT1 = 1.2 V
0.08 10 0.07 ) 2.8V /√Hz ) 0.06 V V µ ( ( E Y 1 0.05 IT 1.2V AG S T N L E O TJ = –40°C 0.04 D V T L J = –5°C A UT TJ = +25°C R O T 0.03 P TJ = +85°C C E T 0.1 J = +125°C P DRO S 0.02 E OIS N 0.01
6 01 19 0 3- 3- 89 89
0
07
0.01
07
1 10 100 1k 10 100 1k 10k 100k LOAD CURRENT (mA) FREQUENCY (Hz)
Figure 16. Load Switch Dropout Voltage vs. Load Current, VIN2 = 1.8 V Figure 19. Output Noise Spectral Density vs. Output Voltage, VIN1 = 5 V, ILOAD = 10 mA
0 60 –10 VRIPPLE = 50mV 2.8V V 50 –20 IN1 = 3.8V VOUT2 = 2.8V –30 COUT = 1µF 40 ) s –40 LOAD = 200mA B) d LOAD = 100mA rm V –50 µ R ( LOAD = 10mA 30 ( 1.2V R E S LOAD = 1mA P –60 IS NO 20 –70 –80 10
7
–90
0 01 3- 02 3- 89 89
–100
07
0
07
10 100 1k 10k 100k 1M 10M 0.001 0.01 0.1 1 10 100 1000 FREQUENCY (Hz) LOAD CURRENT (mA)
Figure 17. Power Supply Rejection Ratio vs. Frequency, VIN1 = 3.8 V, VOUT2 = 2.8 V Figure 20. RMS Output Noise vs. Load Current and Output Voltage, VIN1 = 5 V Rev. B | Page 9 of 9 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION LDO2 AND LOAD SWITCH ACTIVATION LOGIC SEQUENCING CAPACITOR SELECTION Output Capacitor Input Bypass Capacitor Input and Output Capacitor Properties UNDERVOLTAGE LOCKOUT ENABLE FEATURE CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION THERMAL CONSIDERATIONS PCB LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE