Datasheet ADuM6010 (Analog Devices) - 9

FabricanteAnalog Devices
DescripciónIntegrated DC-to-DC Converter
Páginas / Página16 / 9 — Data Sheet. ADuM6010. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. 20 NC. …
RevisiónB
Formato / tamaño de archivoPDF / 438 Kb
Idioma del documentoInglés

Data Sheet. ADuM6010. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. 20 NC. GNDP 2. 19 GNDISO. 18 NC. 17 NC. GND. GNDISO. TOP VIEW

Data Sheet ADuM6010 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 20 NC GNDP 2 19 GNDISO 18 NC 17 NC GND GNDISO TOP VIEW

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 9
Data Sheet ADuM6010 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS NC 1 20 NC GNDP 2 19 GNDISO NC 3 18 NC NC 4 17 NC ADuM6010 GND 5 16 P GNDISO TOP VIEW GND 6 15 P (Not to Scale) GNDISO NC 7 14 NC PDIS 8 13 VSEL V 9 12 DDP VISO GND 10 11 P GNDISO NOTES 1. PINS LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THESE PINS TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS
003
THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.
1043- 1 Figure 3. Pin Configuration
Table 15. Pin Function Descriptions Pin No. Mnemonic Description
1, 3, 4, 7, 14, NC This pin is not connected internally (see Figure 3). 17, 18, 20 2, 5, 6, 10 GNDP Ground 1. Ground reference for isolator primary. Pin 2 and Pin 10 are internal y connected, and it is recommended that all pins be connected to a common ground. 8 PDIS Power Disable. When this pin is tied to GNDP the power converter is active; when a logic high voltage is applied, the power supply enters a low power standby mode. 9 VDDP Primary Supply Voltage, 3.0 V to 5.5 V. 11, 15, 16, 19 GNDISO Ground Reference for Isolator Side 2. Pin 19 and Pin 11 are internally connected, and it is recommended that all pins be connected to a common ground. 12 VISO Secondary Supply Voltage Output for External Loads, 3.15 V to 5.5 V depending on voltage divider connected to VSEL. 13 VSEL Output Voltage select input. A voltage divider attached to this pin between VISO and GNDISO determines the value of VISO, see Equation 1.
TRUTH TABLE Table 16. Truth Table (Positive Logic) VDDP (V) VSEL Input PDIS Input VISO Output (V) Notes
5 R1 = 10 kΩ, R2 = 30.9 kΩ Low 5 5 R1 = 10 kΩ, R2 = 30.9 kΩ High 0 3.3 R1 = 10 kΩ, R2 = 16.9 kΩ Low 3.3 3.3 R1 = 10 kΩ, R2 = 16.9 kΩ High 0 5 R1 = 10 kΩ, R2 = 16.9 kΩ Low 3.3 5 R1 = 10 kΩ, R2 = 16.9 kΩ High 0 3.3 R1 = 10 kΩ, R2 = 30.9 kΩ Low 5 Configuration not recommended 3.3 R1 = 10 kΩ, R2 = 30.9 kΩ High 0 Rev. B | Page 9 of 16 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Electrical Characteristics—5 V Primary Input Supply/5 V Secondary Isolated Supply Electrical Characteristics—3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply Electrical Characteristics—5 V Primary Input Supply/3.3 V Secondary Isolated Supply Package Characteristics Regulatory Approvals Insulation and Safety-Related Specifications DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics Recommended Operating Conditions Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Truth Table Typical Performance Characteristics Applications Information PCB Layout Thermal Analysis EMI Considerations Insulation Lifetime Outline Dimensions Ordering Guide