Datasheet ADAS1000, ADAS1000-1, ADAS1000-2 (Analog Devices) - 2
| Fabricante | Analog Devices |
| Descripción | Low Power, Five Electrode Electrocardiogram (ECG) Analog Front End |
| Páginas / Página | 85 / 2 — ADAS1000/. ADAS1000-1. /ADAS1000-2. Data Sheet. TABLE OF CONTENTS |
| Revisión | C |
| Formato / tamaño de archivo | PDF / 1.8 Mb |
| Idioma del documento | Inglés |
ADAS1000/. ADAS1000-1. /ADAS1000-2. Data Sheet. TABLE OF CONTENTS
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 5 link to page 10 link to page 11 link to page 14 link to page 14 link to page 14 link to page 15 link to page 19 link to page 26 link to page 26 link to page 29 link to page 30 link to page 31 link to page 35 link to page 35 link to page 35 link to page 36 link to page 37 link to page 37 link to page 38 link to page 38 link to page 38 link to page 39 link to page 40 link to page 40 link to page 43 link to page 44 link to page 45 link to page 48 link to page 48 link to page 48 link to page 48 link to page 48 link to page 48 link to page 48 link to page 49 link to page 50 link to page 50 link to page 52 link to page 54 link to page 54 link to page 56 link to page 58 link to page 58 link to page 58 link to page 59 link to page 60 link to page 61 link to page 79 link to page 82 link to page 83 link to page 83 link to page 83 link to page 83 link to page 83 link to page 84 link to page 85
ADAS1000/ ADAS1000-1 /ADAS1000-2 Data Sheet TABLE OF CONTENTS
Features .. 1 Pacing Artifact Detection Function (ADAS1000 Only) ... 45 Applications ... 1 Biventricular Pacers ... 48 General Description ... 1 Pace Detection Measurements ... 48 Revision History ... 3 Evaluating Pace Detection Performance ... 48 Functional Block Diagram .. 4 Pace Width .. 48 Specifications ... 5 Pace Latency .. 48 Noise Performance ... 10 Pace Detection via Secondary Serial Interface (ADAS1000 Timing Characteristics .. 11 and ADAS1000-1 Only) .. 48 Absolute Maximum Ratings .. 14 Filtering .. 49 Thermal Resistance .. 14 Voltage Reference ... 50 ESD Caution .. 14 Gang Mode Operation ... 50 Pin Configurations and Function Descriptions ... 15 Interfacing in Gang Mode ... 52 Typical Performance Characteristics ... 19 Serial Interfaces ... 54 Applications Information .. 26 Standard Serial Interface ... 54 Overview .. 26 SPI Interface Resync .. 56 ECG Inputs—Electrodes/Leads .. 29 Secondary Serial Interface ... 58 ECG Channel .. 30 RESET .. 58 Electrode/Lead Formation and Input Stage Configuration .. 31 PD Function .. 58 Defibrillator Protection ... 35 SPI Output Frame Structure (ECG and Status Data) .. 59 ESIS Filtering ... 35 SPI Register Definitions and Memory Map .. 60 ECG Path Input Multiplexing ... 35 Control Registers Details ... 61 Common-Mode Selection and Averaging .. 36 Examples of Interfacing to the ADAS1000 ... 79 Wilson Central Terminal (WCT) ... 37 Software Flowchart .. 82 Right Leg Drive/Reference Drive ... 37 Power Supply, Grounding, and Decoupling Strategy .. 83 Calibration DAC ... 38 AVDD .. 83 Gain Calibration ... 38 ADCVDD and DVDD Supplies ... 83 Lead-Off Detection .. 38 Unused Pins/Paths ... 83 AC Lead-Off Detection ... 39 Layout Recommendations .. 83 Shield Driver ... 40 Outline Dimensions ... 84 Respiration (ADAS1000 Model Only) ... 40 Ordering Guide .. 85 Evaluating Respiration Performance ... 43 Extend Switch On Respiration Paths ... 44 Rev. C | Page 2 of 85 Document Outline Features Applications General Description Revision History Functional Block Diagram Specifications Noise Performance Timing Characteristics Standard Serial Interface Secondary Serial Interface (Master Interface for Customer-Based Digital Pace Algorithm) ADAS1000/ADAS1000-1 Only Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Applications Information Overview ECG Inputs—Electrodes/Leads ECG Channel Electrode/Lead Formation and Input Stage Configuration Analog Lead Mode and Calculation Digital Lead Mode and Calculation Electrode Mode: Single-Ended Input Electrode Configuration Electrode Mode: Common Electrode A and Electrode B Configurations Defibrillator Protection ESIS Filtering ECG Path Input Multiplexing Common-Mode Selection and Averaging Wilson Central Terminal (WCT) Right Leg Drive/Reference Drive Calibration DAC Gain Calibration Lead-Off Detection DC Lead-Off Detection DC Lead-Off and High Gains DC Lead-Off Debounce Timer AC Lead-Off Detection ACLO and Common-Mode Configuration ADC Out of Range Shield Driver Respiration (ADAS1000 Model Only) Internal Respiration Capacitors External Respiration Path External Respiration Capacitors Respiration Carrier Frequency Evaluating Respiration Performance Extend Switch On Respiration Paths Pacing Artifact Detection Function (ADAS1000 Only) Choice of Leads Detection Algorithm Overview Pace Edge Threshold Pace Level Threshold Pace Amplitude Threshold Pace Validation Filters Pace Width Filter Biventricular Pacers Pace Detection Measurements Evaluating Pace Detection Performance Pace Width Pace Latency Pace Detection via Secondary Serial Interface (ADAS1000 and ADAS1000-1 Only) Filtering Voltage Reference Gang Mode Operation Master/Slave Synchronizing Devices Calibration Common Mode Right Leg Drive Sequencing Devices into Gang Mode Number of Devices in Gang Mode Interfacing in Gang Mode Serial Interfaces Standard Serial Interface Write Mode Write/Read Data Format Data Frames/Packets Read Mode Serial Clock Rate Data Rate and Skip Mode Data Ready (DRDYB) Detecting Missed Conversion Data SPI Interface Resync CRC Word Clocks Secondary Serial Interface RESETB PDB Function SPI Output Frame Structure (ECG and Status Data) SPI Register Definitions and Memory Map Control Registers Details Examples of Interfacing to the ADAS1000 Example 1: Initialize the ADAS1000 for ECG Capture and Start Streaming Data Example 2: Enable Respiration and Stream Conversion Data Example 3: DC Lead-Off and Stream Conversion Data Example 4: Configure 150 Hz Test Tone Sine Wave on Each ECG Channel and Stream Conversion Data Example 5: Enable Pace Detection and Stream Conversion Data Example 6: Writing to Master and Slave Devices and Streaming Conversion Data Slave Configuration Master Configuration Software Flowchart Power Supply, Grounding, and Decoupling Strategy AVDD ADCVDD and DVDD Supplies Unused Pins/Paths Layout Recommendations Outline Dimensions Ordering Guide
ADAS1000/ ADAS1000-1 /ADAS1000-2 Data Sheet TABLE OF CONTENTS
Features .. 1 Pacing Artifact Detection Function (ADAS1000 Only) ... 45 Applications ... 1 Biventricular Pacers ... 48 General Description ... 1 Pace Detection Measurements ... 48 Revision History ... 3 Evaluating Pace Detection Performance ... 48 Functional Block Diagram .. 4 Pace Width .. 48 Specifications ... 5 Pace Latency .. 48 Noise Performance ... 10 Pace Detection via Secondary Serial Interface (ADAS1000 Timing Characteristics .. 11 and ADAS1000-1 Only) .. 48 Absolute Maximum Ratings .. 14 Filtering .. 49 Thermal Resistance .. 14 Voltage Reference ... 50 ESD Caution .. 14 Gang Mode Operation ... 50 Pin Configurations and Function Descriptions ... 15 Interfacing in Gang Mode ... 52 Typical Performance Characteristics ... 19 Serial Interfaces ... 54 Applications Information .. 26 Standard Serial Interface ... 54 Overview .. 26 SPI Interface Resync .. 56 ECG Inputs—Electrodes/Leads .. 29 Secondary Serial Interface ... 58 ECG Channel .. 30 RESET .. 58 Electrode/Lead Formation and Input Stage Configuration .. 31 PD Function .. 58 Defibrillator Protection ... 35 SPI Output Frame Structure (ECG and Status Data) .. 59 ESIS Filtering ... 35 SPI Register Definitions and Memory Map .. 60 ECG Path Input Multiplexing ... 35 Control Registers Details ... 61 Common-Mode Selection and Averaging .. 36 Examples of Interfacing to the ADAS1000 ... 79 Wilson Central Terminal (WCT) ... 37 Software Flowchart .. 82 Right Leg Drive/Reference Drive ... 37 Power Supply, Grounding, and Decoupling Strategy .. 83 Calibration DAC ... 38 AVDD .. 83 Gain Calibration ... 38 ADCVDD and DVDD Supplies ... 83 Lead-Off Detection .. 38 Unused Pins/Paths ... 83 AC Lead-Off Detection ... 39 Layout Recommendations .. 83 Shield Driver ... 40 Outline Dimensions ... 84 Respiration (ADAS1000 Model Only) ... 40 Ordering Guide .. 85 Evaluating Respiration Performance ... 43 Extend Switch On Respiration Paths ... 44 Rev. C | Page 2 of 85 Document Outline Features Applications General Description Revision History Functional Block Diagram Specifications Noise Performance Timing Characteristics Standard Serial Interface Secondary Serial Interface (Master Interface for Customer-Based Digital Pace Algorithm) ADAS1000/ADAS1000-1 Only Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Applications Information Overview ECG Inputs—Electrodes/Leads ECG Channel Electrode/Lead Formation and Input Stage Configuration Analog Lead Mode and Calculation Digital Lead Mode and Calculation Electrode Mode: Single-Ended Input Electrode Configuration Electrode Mode: Common Electrode A and Electrode B Configurations Defibrillator Protection ESIS Filtering ECG Path Input Multiplexing Common-Mode Selection and Averaging Wilson Central Terminal (WCT) Right Leg Drive/Reference Drive Calibration DAC Gain Calibration Lead-Off Detection DC Lead-Off Detection DC Lead-Off and High Gains DC Lead-Off Debounce Timer AC Lead-Off Detection ACLO and Common-Mode Configuration ADC Out of Range Shield Driver Respiration (ADAS1000 Model Only) Internal Respiration Capacitors External Respiration Path External Respiration Capacitors Respiration Carrier Frequency Evaluating Respiration Performance Extend Switch On Respiration Paths Pacing Artifact Detection Function (ADAS1000 Only) Choice of Leads Detection Algorithm Overview Pace Edge Threshold Pace Level Threshold Pace Amplitude Threshold Pace Validation Filters Pace Width Filter Biventricular Pacers Pace Detection Measurements Evaluating Pace Detection Performance Pace Width Pace Latency Pace Detection via Secondary Serial Interface (ADAS1000 and ADAS1000-1 Only) Filtering Voltage Reference Gang Mode Operation Master/Slave Synchronizing Devices Calibration Common Mode Right Leg Drive Sequencing Devices into Gang Mode Number of Devices in Gang Mode Interfacing in Gang Mode Serial Interfaces Standard Serial Interface Write Mode Write/Read Data Format Data Frames/Packets Read Mode Serial Clock Rate Data Rate and Skip Mode Data Ready (DRDYB) Detecting Missed Conversion Data SPI Interface Resync CRC Word Clocks Secondary Serial Interface RESETB PDB Function SPI Output Frame Structure (ECG and Status Data) SPI Register Definitions and Memory Map Control Registers Details Examples of Interfacing to the ADAS1000 Example 1: Initialize the ADAS1000 for ECG Capture and Start Streaming Data Example 2: Enable Respiration and Stream Conversion Data Example 3: DC Lead-Off and Stream Conversion Data Example 4: Configure 150 Hz Test Tone Sine Wave on Each ECG Channel and Stream Conversion Data Example 5: Enable Pace Detection and Stream Conversion Data Example 6: Writing to Master and Slave Devices and Streaming Conversion Data Slave Configuration Master Configuration Software Flowchart Power Supply, Grounding, and Decoupling Strategy AVDD ADCVDD and DVDD Supplies Unused Pins/Paths Layout Recommendations Outline Dimensions Ordering Guide