Datasheet ADAS1000, ADAS1000-1, ADAS1000-2 (Analog Devices)

Low Power, Five Electrode Electrocardiogram (ECG) Analog Front End Data Sheet ADAS1000 /ADAS1000-1 /ADAS1000-2 FEATURES
The ADAS1000 is a full-featured, 5-channel ECG including
Biopotential signals in; digitized signals out
respiration and pace detection, while the ADAS1000-1 offers
5 acquisition (ECG) channels and one driven lead
only ECG channels with no respiration or pace features. Similarly,
Parallel ICs for up to 10+ electrode measurements
the ADAS1000-2 is a subset of the main device and is configured
Master ADAS1000 or ADAS1000-1 u sed with slave
for gang purposes with only the ECG channels enabled (no
ADAS1000-2
respiration, pace, or right leg drive).
AC and dc lead-off detection
The ADAS1000/ADAS1000-1/ADAS1000-2 are designed to
Internal pace detection algorithm on 3 leads
simplify the task of acquiring and ensuring quality ECG signals.
Support for user’s own pace
They provide a low power, small data acquisition system for
Thoracic impedance measurement (internal/external path)
biopotential applications. Auxiliary features that aid in better
Selectable reference lead
quality ECG signal acquisition include multichannel averaged
Scalable noise vs. power control, power-down modes
driven lead, selectable reference drive, fast overload recovery,
Low power operation from
flexible respiration circuitry returning magnitude and phase
11 mW (1 lead), 15 mW (3 leads), 21 mW (all electrodes)
information, internal pace detection algorithm operating on
Lead or electrode data available
three leads, and the option of ac or dc lead-off detection. Several
Supports AAMI EC11:1991/(R)2001/(R)2007, AAMI EC38
digital output options ensure flexibility when monitoring and
R2007, EC13:2002/(R)2007, IEC60601-1 ed. 3.0 b:2005,
analyzing signals. Value-added cardiac post processing is
IEC60601-2-25 ed. 2.0 :2011, IEC60601-2-27 ed. 2.0
executed externally on a DSP, microprocessor, or FPGA.
b:2005, IEC60601-2-51 ed. 1.0 b: 2005
Because ECG systems span different applications, the
Fast overload recovery
ADAS1000/ADAS1000-1/ADAS1000-2 feature a power/noise
Low or high speed data output rates
scaling architecture where the noise can be reduced at the
Serial interface SPI-/QSPI™-/DSP-compatible
expense of increasing power consumption. Signal acquisition
56-lead LFCSP package (9 mm × 9 mm)
channels can be shut down to save power. Data rates can be
64-lead LQFP package (10 mm × 10 mm body size)
reduced to save power.
APPLICATIONS
To ease manufacturing tests and development as well as offer
ECG: monitor and diagnostic
holistic power-up testing, the ADAS1000/ADAS1000-1/
Bedside patient monitoring, portable telemetry, Holter,
ADAS1000-2 offer a suite of features, such as dc and ac test
AED, cardiac defibrillators, ambulatory monitors, pace
excitation via the calibration DAC and cyclic redundancy check
maker programmer, patient transport, stress testing
(CRC) redundancy testing, in addition to readback of all
GENERAL DESCRIPTION
relevant register address space. The ADAS1000/ADAS1000-1/ADAS1000-2 measure electro The input structure is a differential amplifier input, thereby cardiac (ECG) signals, thoracic impedance, pacing artifacts, allowing users a variety of configuration options to best suit and lead-on/lead-off status and output this information in the their application. form of a data frame supplying either lead/vector or electrode The ADAS1000/ADAS1000-1/ADAS1000-2 are available in two data at programmable data rates. Its low power and small size package options, a 56-lead LFCSP package and a 64-lead LQFP make it suitable for portable, battery-powered applications. package. Both packages are specified over a −40°C to +85°C The high performance also makes it suitable for higher end temperature range. diagnostic machines.
Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2012–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications General Description Revision History Functional Block Diagram Specifications Noise Performance Timing Characteristics Standard Serial Interface Secondary Serial Interface (Master Interface for Customer-Based Digital Pace Algorithm) ADAS1000/ADAS1000-1 Only Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Applications Information Overview ECG Inputs—Electrodes/Leads ECG Channel Electrode/Lead Formation and Input Stage Configuration Analog Lead Mode and Calculation Digital Lead Mode and Calculation Electrode Mode: Single-Ended Input Electrode Configuration Electrode Mode: Common Electrode A and Electrode B Configurations Defibrillator Protection ESIS Filtering ECG Path Input Multiplexing Common-Mode Selection and Averaging Wilson Central Terminal (WCT) Right Leg Drive/Reference Drive Calibration DAC Gain Calibration Lead-Off Detection DC Lead-Off Detection DC Lead-Off and High Gains DC Lead-Off Debounce Timer AC Lead-Off Detection ACLO and Common-Mode Configuration ADC Out of Range Shield Driver Respiration (ADAS1000 Model Only) Internal Respiration Capacitors External Respiration Path External Respiration Capacitors Respiration Carrier Frequency Evaluating Respiration Performance Extend Switch On Respiration Paths Pacing Artifact Detection Function (ADAS1000 Only) Choice of Leads Detection Algorithm Overview Pace Edge Threshold Pace Level Threshold Pace Amplitude Threshold Pace Validation Filters Pace Width Filter Biventricular Pacers Pace Detection Measurements Evaluating Pace Detection Performance Pace Width Pace Latency Pace Detection via Secondary Serial Interface (ADAS1000 and ADAS1000-1 Only) Filtering Voltage Reference Gang Mode Operation Master/Slave Synchronizing Devices Calibration Common Mode Right Leg Drive Sequencing Devices into Gang Mode Number of Devices in Gang Mode Interfacing in Gang Mode Serial Interfaces Standard Serial Interface Write Mode Write/Read Data Format Data Frames/Packets Read Mode Serial Clock Rate Data Rate and Skip Mode Data Ready (DRDYB) Detecting Missed Conversion Data SPI Interface Resync CRC Word Clocks Secondary Serial Interface RESETB PDB Function SPI Output Frame Structure (ECG and Status Data) SPI Register Definitions and Memory Map Control Registers Details Examples of Interfacing to the ADAS1000 Example 1: Initialize the ADAS1000 for ECG Capture and Start Streaming Data Example 2: Enable Respiration and Stream Conversion Data Example 3: DC Lead-Off and Stream Conversion Data Example 4: Configure 150 Hz Test Tone Sine Wave on Each ECG Channel and Stream Conversion Data Example 5: Enable Pace Detection and Stream Conversion Data Example 6: Writing to Master and Slave Devices and Streaming Conversion Data Slave Configuration Master Configuration Software Flowchart Power Supply, Grounding, and Decoupling Strategy AVDD ADCVDD and DVDD Supplies Unused Pins/Paths Layout Recommendations Outline Dimensions Ordering Guide