Datasheet KSZ8893FQL (Microchip) - 7
Fabricante | Microchip |
Descripción | Single-Chip 3-Port Switch with Fiber Support |
Páginas / Página | 109 / 7 — KSZ8893FQL. TABLE 2-1:. SIGNALS (CONTINUED). Type. Pin. Note. … |
Formato / tamaño de archivo | PDF / 2.2 Mb |
Idioma del documento | Inglés |
KSZ8893FQL. TABLE 2-1:. SIGNALS (CONTINUED). Type. Pin. Note. Description. Number. Name. 2-1. RPT_COL:. RPT_LINK#/RX (# = port):
Línea de modelo para esta hoja de datos
Versión de texto del documento
KSZ8893FQL TABLE 2-1: SIGNALS (CONTINUED) Type Pin Pin Note Description Number Name 2-1
[LEDSEL1, LEDSEL0] — [0,0] P1LED3 RPT_COL P1LED2 RPT_LINK3/RX P1LED1 RPT_LINK2/RX P1LED0 RPT_LINK1/RX 3 P1LED0 IPU/O
RPT_COL:
Low (collision)
RPT_LINK#/RX (# = port):
Low (link), High (no link), Toggles (receive activity) Notes: LEDSEL0 is external strap-in pin 70. LEDSEL1 is external strap-in pin 23. P1LED3 is pin 25. During reset, P1LED[2:0] are inputs for internal testing.
Port 2 LED indicators (active-low)
(applies to all modes of operation, except Repeater Mode) [LEDSEL1, LEDSEL0] — [0,0] Default [0,1] 4 P2LED2 IPU/O P2LED3 — — P2LED2 Link/Activity 100Link/Activity P2LED1 Full-Duplex/Col 10Link/Activity P2LED0 Speed Full-Duplex 2019 Microchip Technology Inc. DS00003038B-page 7 Document Outline 1.0 Introduction 1.1 General Description 2.0 Pin Description and Configuration 3.0 Functional Description 3.1 Media Conversion 3.2 Physical Layer Transceiver 3.3 MAC and Switch 3.4 Advanced Switch Functions 3.5 Unicast MAC Address Filtering 3.6 Configuration Interface 3.7 Loopback Support 4.0 Register Descriptions 4.1 MII Management (MIIM) Registers 4.2 Register Descriptions 4.3 Register Map: Switch, PHY, TS-1000 Media Converter (8-bit registers) 4.4 Register Descriptions 4.5 Advanced Control Registers (Registers 96-141) 4.6 Static MAC Address Table 4.7 VLAN Table 4.8 Dynamic MAC Address Table 4.9 Management Information Base (MIB) Counters 5.0 Operational Characteristics 5.1 Absolute Maximum Ratings* 5.2 Operating Ratings** 6.0 Electrical Characteristics 7.0 Timing Specifications 7.1 EEPROM Timing 7.2 SNI Timing 7.3 MII Timing 7.4 RMII Timing 7.5 SPI Timing 7.6 Auto-Negotiation Timing 7.7 Reset Timing 8.0 Reset Circuit 9.0 Selection of Isolation Transformers 10.0 Package Outline 10.1 Package Marking Information Appendix A: Data Sheet Revision History The Microchip Web Site Customer Change Notification Service Customer Support Product Identification System Worldwide Sales and Service