Datasheet DN3545 (Microchip) - 10
| Fabricante | Microchip |
| Descripción | N-Channel Depletion-Mode Vertical DMOS FET |
| Páginas / Página | 14 / 10 — DN3545. 3-Lead TO-243AA (SOT-89) Package Outline (N8). Top View. Side … |
| Formato / tamaño de archivo | PDF / 1.8 Mb |
| Idioma del documento | Inglés |
DN3545. 3-Lead TO-243AA (SOT-89) Package Outline (N8). Top View. Side View. Symbol. Drawings not to scale
Línea de modelo para esta hoja de datos
Versión de texto del documento
DN3545 3-Lead TO-243AA (SOT-89) Package Outline (N8)
D D1 C E H E1 1 2 3 L b b1 A e e1
Top View Side View
Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging. Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.
Symbol A b b1 C D D1 E E1 e e1 H L
MIN 1.40 0.44 0.36 0.35 4.40 1.62 2.29 2.00
†
3.94 0.73
†
Dimensions 1.50 3.00 NOM - - - - - - - - - - (mm) BSC BSC MAX 1.60 0.56 0.48 0.44 4.60 1.83 2.60 2.29 4.25 1.20 JEDEC Registration TO-243, Variation AA, Issue C, July 1986.
†
This dimension differs from the JEDEC drawing
Drawings not to scale
. DS20005438A-page 10 2018 Microchip Technology Inc. Document Outline 1.0 Electrical Characteristics 2.0 Typical Performance Curves FIGURE 2-1: Output Characteristics. FIGURE 2-2: Transconductance vs. Drain Current. FIGURE 2-3: Maximum Rated Safe Operating Area. FIGURE 2-4: Saturation Characteristics. FIGURE 2-5: Power Dissipation vs. Ambient Temperature. FIGURE 2-6: Thermal Response Characteristics. FIGURE 2-7: BVDSS Variation with Temperature. FIGURE 2-8: Transfer Characteristics. FIGURE 2-9: Capacitance vs. Drain-to- Source Voltage. FIGURE 2-10: On-Resistance vs. Drain Current. FIGURE 2-11: VGS(th) and RDS(ON) Variation with Temperature. FIGURE 2-12: Gate Drive Dynamic Characteristics. 3.0 Pin Description TABLE 3-1: 3-lead TO-92 Pin Function Table TABLE 3-2: 3-lead SOT-89 Pin Function Table 4.0 Functional Description FIGURE 4-1: Switching Waveforms and Test Circuit. TABLE 4-1: Product Summary 5.0 Packaging Information 5.1 Package Marking Information AMERICAS Corporate Office Atlanta Austin, TX Boston Chicago Dallas Detroit Houston, TX Indianapolis Los Angeles Raleigh, NC New York, NY San Jose, CA Canada - Toronto ASIA/PACIFIC Australia - Sydney China - Beijing China - Chengdu China - Chongqing China - Dongguan China - Guangzhou China - Hangzhou China - Hong Kong SAR China - Nanjing China - Qingdao China - Shanghai China - Shenyang China - Shenzhen China - Suzhou China - Wuhan China - Xian China - Xiamen China - Zhuhai ASIA/PACIFIC India - Bangalore India - New Delhi India - Pune Japan - Osaka Japan - Tokyo Korea - Daegu Korea - Seoul Malaysia - Kuala Lumpur Malaysia - Penang Philippines - Manila Singapore Taiwan - Hsin Chu Taiwan - Kaohsiung Taiwan - Taipei Thailand - Bangkok Vietnam - Ho Chi Minh EUROPE Austria - Wels Denmark - Copenhagen Finland - Espoo France - Paris Germany - Garching Germany - Haan Germany - Heilbronn Germany - Karlsruhe Germany - Munich Germany - Rosenheim Israel - Ra’anana Italy - Milan Italy - Padova Netherlands - Drunen Norway - Trondheim Poland - Warsaw Romania - Bucharest Spain - Madrid Sweden - Gothenberg Sweden - Stockholm UK - Wokingham
D D1 C E H E1 1 2 3 L b b1 A e e1
Top View Side View
Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging. Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.
Symbol A b b1 C D D1 E E1 e e1 H L
MIN 1.40 0.44 0.36 0.35 4.40 1.62 2.29 2.00
†
3.94 0.73
†
Dimensions 1.50 3.00 NOM - - - - - - - - - - (mm) BSC BSC MAX 1.60 0.56 0.48 0.44 4.60 1.83 2.60 2.29 4.25 1.20 JEDEC Registration TO-243, Variation AA, Issue C, July 1986.
†
This dimension differs from the JEDEC drawing
Drawings not to scale
. DS20005438A-page 10 2018 Microchip Technology Inc. Document Outline 1.0 Electrical Characteristics 2.0 Typical Performance Curves FIGURE 2-1: Output Characteristics. FIGURE 2-2: Transconductance vs. Drain Current. FIGURE 2-3: Maximum Rated Safe Operating Area. FIGURE 2-4: Saturation Characteristics. FIGURE 2-5: Power Dissipation vs. Ambient Temperature. FIGURE 2-6: Thermal Response Characteristics. FIGURE 2-7: BVDSS Variation with Temperature. FIGURE 2-8: Transfer Characteristics. FIGURE 2-9: Capacitance vs. Drain-to- Source Voltage. FIGURE 2-10: On-Resistance vs. Drain Current. FIGURE 2-11: VGS(th) and RDS(ON) Variation with Temperature. FIGURE 2-12: Gate Drive Dynamic Characteristics. 3.0 Pin Description TABLE 3-1: 3-lead TO-92 Pin Function Table TABLE 3-2: 3-lead SOT-89 Pin Function Table 4.0 Functional Description FIGURE 4-1: Switching Waveforms and Test Circuit. TABLE 4-1: Product Summary 5.0 Packaging Information 5.1 Package Marking Information AMERICAS Corporate Office Atlanta Austin, TX Boston Chicago Dallas Detroit Houston, TX Indianapolis Los Angeles Raleigh, NC New York, NY San Jose, CA Canada - Toronto ASIA/PACIFIC Australia - Sydney China - Beijing China - Chengdu China - Chongqing China - Dongguan China - Guangzhou China - Hangzhou China - Hong Kong SAR China - Nanjing China - Qingdao China - Shanghai China - Shenyang China - Shenzhen China - Suzhou China - Wuhan China - Xian China - Xiamen China - Zhuhai ASIA/PACIFIC India - Bangalore India - New Delhi India - Pune Japan - Osaka Japan - Tokyo Korea - Daegu Korea - Seoul Malaysia - Kuala Lumpur Malaysia - Penang Philippines - Manila Singapore Taiwan - Hsin Chu Taiwan - Kaohsiung Taiwan - Taipei Thailand - Bangkok Vietnam - Ho Chi Minh EUROPE Austria - Wels Denmark - Copenhagen Finland - Espoo France - Paris Germany - Garching Germany - Haan Germany - Heilbronn Germany - Karlsruhe Germany - Munich Germany - Rosenheim Israel - Ra’anana Italy - Milan Italy - Padova Netherlands - Drunen Norway - Trondheim Poland - Warsaw Romania - Bucharest Spain - Madrid Sweden - Gothenberg Sweden - Stockholm UK - Wokingham