Datasheet MTD1N60E (Motorola) - 8

FabricanteMotorola
DescripciónTMOS E−FET Power Field Effect Transistor DPAK for Surface Mount. N−Channel Enhancement−Mode Silicon Gate
Páginas / Página10 / 8 — SOLDER STENCIL GUIDELINES. Figure 16. Typical Stencil for DPAK and. D2PAK …
RevisiónXXX
Formato / tamaño de archivoPDF / 239 Kb
Idioma del documentoInglés

SOLDER STENCIL GUIDELINES. Figure 16. Typical Stencil for DPAK and. D2PAK Packages. SOLDERING PRECAUTIONS

SOLDER STENCIL GUIDELINES Figure 16 Typical Stencil for DPAK and D2PAK Packages SOLDERING PRECAUTIONS

Línea de modelo para esta hoja de datos

Versión de texto del documento

MTD1N60E
SOLDER STENCIL GUIDELINES
Prior to placing surface mount components onto a printed drain pad is not critical as long as it allows approximately 50% circuit board, solder paste must be applied to the pads. Solder of the pad to be covered with paste. stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC−59, SC−70/SOT−323, SOD−123, SOT−23, SOT−143, SOT−223, SO−8, SO−14, SO−16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 SOLDER PASTE ÇÇÇ ÇÇÇ ÇÇ ÇÇ registration. This is not the case with the DPAK and D2PAK OPENINGS ÇÇÇ ÇÇÇ ÇÇ ÇÇ packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due ÇÇÇ ÇÇÇ ÇÇ to an excess of solder. For these two packages, the opening STENCIL ÇÇÇ ÇÇÇ ÇÇ in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D2PAK
Figure 16. Typical Stencil for DPAK and
packages. The pattern of the opening in the stencil for the
D2PAK Packages SOLDERING PRECAUTIONS
The melting temperature of solder is higher than the rated • When shifting from preheating to soldering, the maximum temperature of the device. When the entire device is heated temperature gradient shall be 5°C or less. to a high temperature, failure to complete soldering within a • After soldering has been completed, the device should be short time could result in device failure. Therefore, the allowed to cool naturally for at least three minutes. following items should always be observed in order to Gradual cooling should be used as the use of forced minimize the thermal stress to which the devices are cooling will increase the temperature gradient and result subjected. in latent failure due to mechanical stress. • Always preheat the device. • Mechanical stress or shock should not be applied during • The delta temperature between the preheat and soldering cooling. should be 100°C or less.* • When preheating and soldering, the temperature of the * Soldering a device without preheating can cause excessive leads and the case must not exceed the maximum thermal shock and stress which can result in damage to the temperature ratings as shown on the data sheet. When device. using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C. * Due to shadowing and the inability to set the wave height to • The soldering temperature and time shall not exceed incorporate other surface mount components, the D2PAK is 260°C for more than 10 seconds. not recommended for wave soldering. 8 Motorola TMOS Power MOSFET Transistor Device Data