Data Brief AK8464 (Asahi Kasei Microdevices)

FabricanteAsahi Kasei Microdevices
Descripción3ch input 10bit 35MSPS/ch AFE for MFP or CIS module with CCDI/F, TG, LVDS, LDO, Synth_PLL, and SSCG_PLL
Páginas / Página13 / 1 — Product Brief. AK8464. 3ch input 10bit 35MSPS/ch AFE for MFP or CIS …
Formato / tamaño de archivoPDF / 341 Kb
Idioma del documentoInglés

Product Brief. AK8464. 3ch input 10bit 35MSPS/ch AFE for MFP or CIS module with CCDI/F, TG,

Data Brief AK8464 Asahi Kasei Microdevices

Línea de modelo para esta hoja de datos

Versión de texto del documento

Product Brief
[AK8464]
AK8464 3ch input 10bit 35MSPS/ch AFE for MFP or CIS module with CCDI/F, TG, LVDS, LDO, Synth_PLL, and SSCG_PLL 1.General Description
The AK8464 is a 3-channel 10bit 35MSPS/Ch A/D convertor integrating TG, LVDS, LDO, Synth_PLL, SSCG_PLL and OSC circuits. The Timing Generator(TG) can generate CCD sensor driving pulse for linear CCD, CIS sensor driving pulse for CIS modules and LED control pulse. It is suitable for MFPs and CIS modules.
2.Features
 Input Block 3Ch  Sensor Type CCD (Negative)/CMOS-CIS (Positive)  CCDIN Input Range 1.05Vpp (min.) (CDS: bit clamp mode for CCD sensor) 1.00Vpp (min.) (Line Clamp mode for CCD sensor) 1.00Vpp (min.) (DC-direct mode for CMOS sensor)  Reference Voltage Range of the Sensor 2.33V(typ.)@Output (CDS or Clamp for CCD) 0.55 ~ 1.15V@input (DC-direct for CMOS) 0.7 ~ 1.1V(typ.)@Output: 2bit setting (for CMOS sensor)  ADC Maximum Conversion Speed 35MSPS/Ch  ADC Resolution: 10bit Output/14bit Internal (Straight Binary Code)  ADC Linearity No Missing Code @12bit accuracy  Gain Adjustment Range Analog: 0, 6 dB @1bit Digital: 1 ~ 3.98V/V @ 8bit  Offset Compensation Range: Analog: ±381mV min. @ 5bit Digital: ±127.75LSB @ 10bit  Sensor Offset Compensation Range: ±200mV (except 50mV AFE internal offset)  Automatic Black Level and White Level Correction Function for CCD  Pixel clock (<PCLK> signal) 8.75M ~ 35MHz  Input clock (XTI) 10M ~ 25MHz (with Crystal Oscillator) 8.75M ~ 35MHz (External clock input)  Synth_PLL Multiplier 1 ~ 1.57 times @ 2.632% or 1.429% step (Input Frequency Ratio)  Spread Spectrum clock input Modulation Width: ±2% (max.) Modulation Frequency: 80kHz (max.) Center Frequency: 8.75M ~ 35MHz  Spread Spectrum Clock Generator Modulation Width: ±2.08% (max.) Modulation Frequency: 30k ~ 50kHz Center Frequency: 8.75M ~ 35MHz Rev.1.00E 2019/6 - 1 -