Datasheet AD9675 (Analog Devices) - 2

link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 4 link to page 4 link to page 7 link to page 9 link to page 12 link to page 12 link to page 12 link to page 13 link to page 16 link to page 16 link to page 20 link to page 21 link to page 21 link to page 29 link to page 38 link to page 39 link to page 40 link to page 40 link to page 41 link to page 41 link to page 42 link to page 43 link to page 43 link to page 45 link to page 45 link to page 45 link to page 47 link to page 59 link to page 60 link to page 60
AD9675 Data Sheet TABLE OF CONTENTS
Features .. 1  Digital Outputs and Timing ... 29  Applications ... 1  Analog Test Tone Generation ... 38  General Description ... 1  CW Doppler Operation ... 39  Revision History ... 2  Digital RF Decimator ... 40  Functional Block Diagram .. 3  Vector Profile .. 40  Specifications ... 4  RF Decimator .. 41  AC Specifications .. 4  Digital Test Waveforms .. 41  Digital Specifications ... 7  Digital Block Power Saving Scheme .. 42  Switching Specifications .. 9  Serial Port Interface (SPI) .. 43  Absolute Maximum Ratings .. 12  Hardware Interface ... 43  Thermal Impedance ... 12  Memory Map .. 45  ESD Caution .. 12  Reading the Memory Map Table .. 45  Pin Configuration and Function Descriptions ... 13  Recommended Start-Up Sequence .. 45  Typical Performance Characteristics ... 16  Memory Map Register Table ... 47  TGC Mode ... 16  Memory Map Register Descriptions .. 59  CW Doppler Mode ... 20  Outline Dimensions ... 60  Theory of Operation .. 21  Ordering Guide .. 60  TGC Operation ... 21 
REVISION HISTORY 1/16—Revision A: Initial Version
Rev. A | Page 2 of 60 Document Outline Features Applications General Description Table of Contents Revision History Functional Block Diagram Specifications AC Specifications Digital Specifications Switching Specifications CLK±, TX_TRIG± Synchronization Timing Diagram CW Timing Diagram Absolute Maximum Ratings Thermal Impedance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics TGC Mode CW Doppler Mode Theory of Operation TGC Operation Low Noise Amplifier (LNA) Active Impedance Matching LNA Noise CLNA Connection DC Offset Correction/High-Pass Filter Variable Gain Amplifier (VGA) Gain Control VGA Noise Antialiasing Filter (AAF) AAF/VGA Test Mode ADC Clock Input Considerations Clock Duty Cycle Considerations Clock Jitter Considerations Power Dissipation and Power-Down Mode Power and Ground Connection Recommendations Advanced Power Control Digital Outputs and Timing JESD204B Transmit Top Level Description JESD204B Overview JESD204B Synchronization Details CGS Phase ILAS Phase Data Transmission Phase Link Setup Parameters Disable Lanes Converter and Lane Configuration Configure the Tail Bits and Control Bits Set Lane Identification Values Set Number of Frames per Multiframe, K Enable Scramble, SCR Set Lane Synchronization Options Check FCHK, Checksum of JESD204B Interface Parameters Set Additional Digital Output Configuration Options Reenable Lanes After Configuration Frame and Lane Alignment Monitoring and Correction Digital Outputs and Timing Preemphasis Digital Output Test Patterns SDIO Pin SCLK Pin CSB Pin RBIAS Pin VREF Pin GPOx Pins ADDRx Pins TX_TRIG± Pins Analog Test Tone Generation CW Doppler Operation Quadrature Generation I/Q Demodulator and Phase Shifter Digital RF Decimator Vector Profile RF Decimator DC Offset Calibration Multiband AAF and Decimate by 2 High-Pass Filter Digital Test Waveforms Waveform Generator Channel ID and Ramp Generator Digital Block Power Saving Scheme Serial Port Interface (SPI) Hardware Interface Memory Map Reading the Memory Map Table Reserved Locations Default Values Logic Levels Recommended Start-Up Sequence Memory Map Register Table Memory Map Register Descriptions Transfer (Register 0x0FF) Profile Index and Software TX_TRIG (Register 0x10C) Outline Dimensions Ordering Guide