Datasheet ADSP-BF561 (Analog Devices) - 2
| Fabricante | Analog Devices |
| Descripción | Blackfin Embedded Symmetric Multiprocessor |
| Páginas / Página | 64 / 2 — REVISION HISTORY. 9/09—Rev. D to Rev. E |
| Revisión | E |
| Formato / tamaño de archivo | PDF / 3.3 Mb |
| Idioma del documento | Inglés |
REVISION HISTORY. 9/09—Rev. D to Rev. E
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 2 link to page 2 link to page 3 link to page 3 link to page 3 link to page 4 link to page 8 link to page 8 link to page 9 link to page 9 link to page 9 link to page 9 link to page 10 link to page 10 link to page 11 link to page 12 link to page 13 link to page 14 link to page 14 link to page 15 link to page 16 link to page 16 link to page 17 link to page 20 link to page 20 link to page 21 link to page 22 link to page 22 link to page 22 link to page 23 link to page 41 link to page 42 link to page 42 link to page 44 link to page 46 link to page 51 link to page 56 link to page 61 link to page 63 link to page 63 link to page 63 link to page 13 link to page 13 link to page 21 link to page 21 link to page 33 link to page 33 link to page 32 link to page 32 link to page 23 link to page 26 link to page 26 link to page 23 link to page 23 link to page 20 link to page 20 ADSP-BF561 TABLE OF CONTENTS Features ... 1 Designing an Emulator-Compatible Processor Board ... 16 Peripherals ... 1 Related Documents .. 16 Table of Contents ... 2 Pin Descriptions .. 17 Revision History .. 2 Specifications .. 20 General Description ... 3 Operating Conditions ... 20 Portable Low Power Architecture ... 3 Electrical Characteristics ... 21 Blackfin Processor Core .. 3 Absolute Maximum Ratings ... 22 Memory Architecture .. 4 Package Information .. 22 DMA Controllers .. 8 ESD Sensitivity ... 22 Watchdog Timer .. 8 Timing Specifications ... 23 Timers ... 9 Output Drive Currents ... 41 Serial Ports (SPORTs) .. 9 Power Dissipation ... 42 Serial Peripheral Interface (SPI) Port ... 9 Test Conditions .. 42 UART Port .. 9 Environmental Conditions .. 44 Programmable Flags (PFx) .. 10 256-Ball CSP_BGA (17 mm) Ball Assignment ... 46 Parallel Peripheral Interface ... 10 256-Ball CSP_BGA (12 mm) Ball Assignment ... 51 Dynamic Power Management .. 11 297-Ball PBGA Ball Assignment ... 56 Voltage Regulation .. 12 Outline Dimensions .. 61 Clock Signals ... 13 Surface-Mount Design .. 63 Booting Modes ... 14 Automotive Products .. 63 Instruction Set Description ... 14 Ordering Guide ... 63 Development Tools ... 15
REVISION HISTORY 9/09—Rev. D to Rev. E
Correct all outstanding document errata. Revised Figure 5 ... 13 Added 533 MHz operation Table 10 .. 20 Removed reference to 1.8 V operation Table 12 ... 21 Added Table 17 and Figure 9 Power-Up Reset Timing .. 23 Removed references to TJ from tSCLK parameter Table 20 ... 26 Added new SPORT timing parameters and diagram Table 23 ... 32 Figure 21 ... 33 Rev. E | Page 2 of 64 | September 2009 Document Outline Features Peripherals Table of Contents Revision History General Description Portable Low Power Architecture Blackfin Processor Core Memory Architecture Internal (On-Chip) Memory External (Off-Chip) Memory I/O Memory Space Booting Event Handling Core Event Controller (CEC) System Interrupt Controller (SIC) Event Control DMA Controllers Watchdog Timer Timers Serial Ports (SPORTs) Serial Peripheral Interface (SPI) Port UART Port Programmable Flags (PFx) Parallel Peripheral Interface General-Purpose Mode Descriptions Input Mode Frame Capture Mode Output Mode ITU-R 656 Mode Descriptions Active Video Only Mode Vertical Blanking Interval Mode Entire Field Mode Dynamic Power Management Full-On Operating Mode-Maximum Performance Active Operating Mode-Moderate Power Savings Sleep Operating Mode-High Dynamic Power Savings Deep Sleep Operating Mode-Maximum Dynamic Power Savings Hibernate State-Maximum Static Power Savings Power Savings Voltage Regulation Voltage Regulator Layout Guidelines Clock Signals Booting Modes Instruction Set Description Development Tools EZ-KIT Lite Evaluation Board Designing an Emulator-Compatible Processor Board Related Documents Pin Descriptions Specifications Operating Conditions Electrical Characteristics Absolute Maximum Ratings Package Information ESD Sensitivity Timing Specifications Clock and Reset Timing Asynchronous Memory Read Cycle Timing Asynchronous Memory Write Cycle Timing SDRAM Interface Timing External Port Bus Request and Grant Cycle Timing Parallel Peripheral Interface Timing Serial Ports Serial Peripheral Interface (SPI) Port- Master Timing Serial Peripheral Interface (SPI) Port- Slave Timing Universal Asynchronous Receiver Transmitter (UART) Port-Receive and Transmit Timing Programmable Flags Cycle Timing Timer Cycle Timing JTAG Test and Emulation Port Timing Output Drive Currents Power Dissipation Test Conditions Output Enable Time Measurement Output Disable Time Measurement Example System Hold Time Calculation Capacitive Loading Environmental Conditions 256-Ball CSP_BGA (17 mm) Ball Assignment 256-Ball CSP_BGA (12 mm) Ball Assignment 297-Ball PBGA Ball Assignment Outline Dimensions Surface-Mount Design Automotive Products Ordering Guide
REVISION HISTORY 9/09—Rev. D to Rev. E
Correct all outstanding document errata. Revised Figure 5 ... 13 Added 533 MHz operation Table 10 .. 20 Removed reference to 1.8 V operation Table 12 ... 21 Added Table 17 and Figure 9 Power-Up Reset Timing .. 23 Removed references to TJ from tSCLK parameter Table 20 ... 26 Added new SPORT timing parameters and diagram Table 23 ... 32 Figure 21 ... 33 Rev. E | Page 2 of 64 | September 2009 Document Outline Features Peripherals Table of Contents Revision History General Description Portable Low Power Architecture Blackfin Processor Core Memory Architecture Internal (On-Chip) Memory External (Off-Chip) Memory I/O Memory Space Booting Event Handling Core Event Controller (CEC) System Interrupt Controller (SIC) Event Control DMA Controllers Watchdog Timer Timers Serial Ports (SPORTs) Serial Peripheral Interface (SPI) Port UART Port Programmable Flags (PFx) Parallel Peripheral Interface General-Purpose Mode Descriptions Input Mode Frame Capture Mode Output Mode ITU-R 656 Mode Descriptions Active Video Only Mode Vertical Blanking Interval Mode Entire Field Mode Dynamic Power Management Full-On Operating Mode-Maximum Performance Active Operating Mode-Moderate Power Savings Sleep Operating Mode-High Dynamic Power Savings Deep Sleep Operating Mode-Maximum Dynamic Power Savings Hibernate State-Maximum Static Power Savings Power Savings Voltage Regulation Voltage Regulator Layout Guidelines Clock Signals Booting Modes Instruction Set Description Development Tools EZ-KIT Lite Evaluation Board Designing an Emulator-Compatible Processor Board Related Documents Pin Descriptions Specifications Operating Conditions Electrical Characteristics Absolute Maximum Ratings Package Information ESD Sensitivity Timing Specifications Clock and Reset Timing Asynchronous Memory Read Cycle Timing Asynchronous Memory Write Cycle Timing SDRAM Interface Timing External Port Bus Request and Grant Cycle Timing Parallel Peripheral Interface Timing Serial Ports Serial Peripheral Interface (SPI) Port- Master Timing Serial Peripheral Interface (SPI) Port- Slave Timing Universal Asynchronous Receiver Transmitter (UART) Port-Receive and Transmit Timing Programmable Flags Cycle Timing Timer Cycle Timing JTAG Test and Emulation Port Timing Output Drive Currents Power Dissipation Test Conditions Output Enable Time Measurement Output Disable Time Measurement Example System Hold Time Calculation Capacitive Loading Environmental Conditions 256-Ball CSP_BGA (17 mm) Ball Assignment 256-Ball CSP_BGA (12 mm) Ball Assignment 297-Ball PBGA Ball Assignment Outline Dimensions Surface-Mount Design Automotive Products Ordering Guide