Datasheet ADXL346 (Analog Devices) - 4

link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5
Data Sheet ADXL346 SPECIFICATIONS
TA = 25°C, VS = 2.6 V, VDD I/O = 1.8 V, acceleration = 0 g, CS = 10 μF tantalum, CI/O = 0.1 μF, ODR = 800 Hz, unless otherwise noted.
Table 1. Specifications Parameter Test Conditions Min1 Typ2 Max1 Unit
SENSOR INPUT Each axis Measurement Range User selectable ±2, ±4, ±8, ±16 g Nonlinearity Percentage of full scale ±0.5 % Inter-Axis Alignment Error ±0.1 Degrees Cross-Axis Sensitivity3 ±1 % OUTPUT RESOLUTION Each axis All g Ranges 10-bit resolution 10 Bits ±2 g Range Full resolution 10 Bits ±4 g Range Full resolution 11 Bits ±8 g Range Full resolution 12 Bits ±16 g Range Full resolution 13 Bits SENSITIVITY Each axis Sensitivity at XOUT, YOUT, ZOUT All g ranges, full resolution 230 256 282 LSB/g ±2 g, 10-bit resolution 230 256 282 LSB/g ±4 g, 10-bit resolution 115 128 141 LSB/g ±8 g, 10-bit resolution 57 64 71 LSB/g ±16 g, 10-bit resolution 29 32 35 LSB/g Sensitivity Deviation from Ideal All g ranges ±1.0 % Scale Factor at XOUT, YOUT, ZOUT All g ranges, full resolution 3.5 3.9 4.3 mg/LSB ±2 g, 10-bit resolution 3.5 3.9 4.3 mg/LSB ±4 g, 10-bit resolution 7.1 7.8 8.7 mg/LSB ±8 g, 10-bit resolution 14.1 15.6 17.5 mg/LSB ±16 g, 10-bit resolution 28.6 31.2 34.5 mg/LSB Sensitivity Change Due to Temperature ±0.02 %/°C 0 g OFFSET Each axis 0 g Output for XOUT, YOUT, ZOUT −150 0 +150 mg 0 g Output Deviation from Ideal ±35 mg 0 g Offset vs. Temperature for X-, Y-Axes ±0.7 mg/°C 0 g Offset vs. Temperature for Z-Axis ±1.3 mg/°C NOISE X-, Y-Axes ODR = 100 Hz for ±2 g, 10-bit 1.1 LSB rms resolution or all g ranges, full resolution Z-Axis ODR = 100 Hz for ±2 g, 10-bit 1.5 LSB rms resolution or all g ranges, full resolution OUTPUT DATA RATE AND BANDWIDTH User selectable Output Data Rate (ODR)4, 5, 6, 7 0.10 3200 Hz SELF-TEST8 Output Change in X-Axis 0.27 1.55 g Output Change in Y-Axis −1.55 −0.27 g Output Change in Z-Axis 0.40 1.95 g POWER SUPPLY Operating Voltage Range (VS) 1.7 2.6 2.75 V Interface Voltage Range (VDD I/O) 1.7 1.8 VS V Measurement Mode Supply Current ODR ≥ 100 Hz 140 μA ODR < 10 Hz 30 μA Standby Mode Supply Current 0.2 μA Turn-On and Wake-Up Time9 ODR = 3200 Hz 1.4 ms Rev. C | Page 3 of 40 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE PACKAGE INFORMATION ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION POWER SEQUENCING POWER SAVINGS Power Modes Autosleep Mode Standby Mode SERIAL COMMUNICATIONS SPI Preventing Bus Traffic Errors I2C INTERRUPTS DATA_READY Bit SINGLE_TAP Bit DOUBLE_TAP Bit Activity Bit Inactivity Bit FREE_FALL Bit Watermark Bit Overrun Bit Orientation Bit FIFO Bypass Mode FIFO Mode Stream Mode Trigger Mode Retrieving Data from FIFO SELF-TEST REGISTER MAP REGISTER DEFINITIONS Register 0x00—DEVID (Read Only) Register 0x1D—THRESH_TAP (Read/Write) Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) Register 0x21—DUR (Read/Write) Register 0x22—Latent (Read/Write) Register 0x23—Window (Read/Write) Register 0x24—THRESH_ACT (Read/Write) Register 0x25—THRESH_INACT (Read/Write) Register 0x26—TIME_INACT (Read/Write) Register 0x27—ACT_INACT_CTL (Read/Write) ACT AC/DC and INACT AC/DC Bits ACT_x Enable Bits and INACT_x Enable Bits Register 0x28—THRESH_FF (Read/Write) Register 0x29—TIME_FF (Read/Write) Register 0x2A—TAP_AXES (Read/Write) Improved Tap Bit Suppress Bit TAP_x Enable Bits Register 0x2B—ACT_TAP_STATUS (Read Only) ACT_x Source and TAP_x Source Bits Asleep Bit Register 0x2C—BW_RATE (Read/Write) LOW_POWER Bit Rate Bits Register 0x2D—POWER_CTL (Read/Write) Link Bit AUTO_SLEEP Bit Measure Bit Sleep Bit Wakeup Bits Register 0x2E—INT_ENABLE (Read/Write) Register 0x2F—INT_MAP (Read/Write) Register 0x30—INT_SOURCE (Read Only) Register 0x31—DATA_FORMAT (Read/Write) SELF_TEST Bit SPI Bit INT_INVERT Bit FULL_RES Bit Justify Bit Range Bits Register 0x32 to Register 0x37—DATAX0, DATAX1, DATAY0, DATAY1, DATAZ0, DATAZ1 (Read Only) Register 0x38—FIFO_CTL (Read/Write) FIFO_MODE Bits Trigger Bit Samples Bits Register 0x39—FIFO_STATUS (Read Only) FIFO_TRIG Bit Entries Bits Register 0x3A—TAP_SIGN (Read Only) xSIGN Bits xTAP Bits Register 0x3B—ORIENT_CONF (Read/Write) INT_ORIENT Bit Dead Zone Bits INT_3D Bit Divisor Bits Register 0x3C—Orient (Read Only) Vx Bits xD_ORIENT Bits APPLICATIONS INFORMATION POWER SUPPLY DECOUPLING MECHANICAL CONSIDERATIONS FOR MOUNTING TAP DETECTION IMPROVED TAP DETECTION TAP SIGN THRESHOLD LINK MODE SLEEP MODE VS. LOW POWER MODE OFFSET CALIBRATION USING SELF-TEST ORIENTATION SENSING DATA FORMATTING OF UPPER DATA RATES NOISE PERFORMANCE OPERATION AT VOLTAGES OTHER THAN 2.6 V OFFSET PERFORMANCE AT LOWEST DATA RATES AXES OF ACCELERATION SENSITIVITY LAYOUT AND DESIGN RECOMMENDATIONS OUTLINE DIMENSIONS ORDERING GUIDE