Datasheet AD5379 (Analog Devices) - 5

FabricanteAnalog Devices
Descripción40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC
Páginas / Página29 / 5 — AD5379. SPECIFICATIONS. Table 2. Parameter A. Version1. Unit Test. …
RevisiónB
Formato / tamaño de archivoPDF / 460 Kb
Idioma del documentoInglés

AD5379. SPECIFICATIONS. Table 2. Parameter A. Version1. Unit Test. Conditions/Comments2

AD5379 SPECIFICATIONS Table 2 Parameter A Version1 Unit Test Conditions/Comments2

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 29 link to page 17 link to page 6 link to page 6 link to page 6 link to page 6 link to page 5 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
AD5379 SPECIFICATIONS
VCC = 2.7 V to 5.5 V; VDD = 11.4 V to 16.5 V; VSS = −11.4 V to −16.5 V; VREF(+) = 5 V; VREF(−) = −3.5 V; AGND = DGND = REFGND = 0 V; VBIAS = 5 V; CL = 200 pF to GND; RL = 11 kΩ to 3 V; gain = 1; offset = 0 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 2. Parameter A Version1 Unit Test Conditions/Comments2
ACCURACY Resolution 14 Bits Relative Accuracy ±3 LSB max −40°C to +85°C ±2.5 LSB max 0°C to 70°C Differential Nonlinearity −1/+1.5 LSB max Guaranteed monotonic by design over temperature Zero-Scale Error ±12 mV max −40°C to +85°C ±5 mV max 0°C to 70°C Full-Scale Error ±12 mV max −40°C to +85°C ±8 mV max 0°C to 70°C Gain Error ±8 mV max −40°C to +85°C ±1/±5 mV typ/max 0°C to 70°C VOUT Temperature Coefficient 5 ppm FSR/°C typ Includes linearity, offset, and gain drift (see Figure 11) DC Crosstalk2 0.5 mV max Typically 100 μV REFERENCE INPUTS2 VREF(+) DC Input Impedance 1 MΩ min Typically 100 MΩ VREF(−) DC Input Impedance 8 kΩ min Typically 12 kΩ VREF(+) Input Current ±10 μA max Per input (typically ±30 nA) VREF(+) Range 1.5/5 V min/max ±2% for specified operation VREF(−) Range −3.5/0 V min/max ±2% for specified operation REFGND INPUTS2 DC Input Impedance 80 kΩ min Typically 120 kΩ Input Range ±0.5 V min/max OUTPUT CHARACTERISTICS2 Output Voltage Range VSS + 2/VSS + 2.5 V min ILOAD = ±0.5 mA/±1.5 mA VDD − 2/VDD − 2.5 V max ILOAD = ±0.5 mA/±1.5 mA Short-Circuit Current 15 mA max Load Current ±1.5 mA max Capacitive Load 2200 pF max DC Output Impedance 1 Ω max DIGITAL INPUTS JEDEC compliant Input High Voltage 1.7 V min VCC = 2.7 V to 3.6 V 2.0 V min VCC = 3.6 V to 5.5 V Input Low Voltage 0.8 V max VCC = 2.7 V to 5.5 V Input Current (with pull-up/pull-down) ±8 μA max SER/PAR, FIFOEN, and RESET pins only Input Current (no pull-up/pull-down) ±1 μA max All other digital input pins Input Capacitance2 10 pF max DIGITAL OUTPUTS (BUSY, SDO) Output Low Voltage 0.5 V max Sinking 200 μA Output High Voltage (SDO) VCC − 0.5 V min Sourcing 200 μA High Impedance Leakage Current −70 μA max SDO only High Impedance Output Capacitance2 10 pF typ POWER REQUIREMENTS VCC 2.7/5.5 V min/max VDD 8.5/16.5 V min/max VSS −3/−16.5 V min/max Rev. B | Page 4 of 28 Document Outline FEATURES APPLICATIONS TABLE OF CONTENTS GENERAL DESCRIPTION SPECIFICATIONS AC CHARACTERISTICS TIMING CHARACTERISTICS SERIAL INTERFACE PARALLEL INTERFACE ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS FUNCTIONAL DESCRIPTION DAC ARCHITECTURE—GENERAL CHANNEL GROUPS TRANSFER FUNCTION VBIAS FUNCTION REFERENCE SELECTION Reference Selection Example CALIBRATION Calibration Example CLEAR FUNCTION Hardware Clear Software Clear /BUSY AND /LDAC FUNCTIONS FIFO VS. NON-FIFO OPERATION /BUSY INPUT FUNCTION POWER-ON RESET FUNCTION /RESET INPUT FUNCTION INCREMENT/DECREMENT FUNCTION INTERFACES PARALLEL INTERFACE / CS Pin /WR Pin REG1, REG0 Pins DB13 to DB0 Pins A7 to A0 Pins SERIAL INTERFACE /SYNC , DIN, SCLK DCEN SDO Standalone Mode Daisy-Chain Mode DATA DECODING ADDRESS DECODING POWER SUPPLY DECOUPLING POWER-ON TYPICAL APPLICATION CIRCUIT OUTLINE DIMENSIONS ORDERING GUIDE