Datasheet AD5382 (Analog Devices) - 4

FabricanteAnalog Devices
Descripción32-Channel, 3 V/5 V, Single-Supply, 14-Bit denseDAC
Páginas / Página41 / 4 — Data Sheet. AD5382. REVISION HISTORY. 5/14—Rev. C to Rev. D. 4/10—Rev. A …
RevisiónD
Formato / tamaño de archivoPDF / 930 Kb
Idioma del documentoInglés

Data Sheet. AD5382. REVISION HISTORY. 5/14—Rev. C to Rev. D. 4/10—Rev. A to Rev. B. 3/05—Rev. 0 to Rev. A. 10/12—Rev. B to Rev. C

Data Sheet AD5382 REVISION HISTORY 5/14—Rev C to Rev D 4/10—Rev A to Rev B 3/05—Rev 0 to Rev A 10/12—Rev B to Rev C

Línea de modelo para esta hoja de datos

Versión de texto del documento

Data Sheet AD5382 REVISION HISTORY 5/14—Rev. C to Rev. D
Changes to Table 3 .. 6 Deleted ADSP-2103 .. Throughout Changes to Output Voltage Settling Time and Slew Rate Changed ADSP-2101 to ADSP-BF527 ... Throughout Parameters, Table 4 ... 7 Deleted Table 1; Renumbered Sequentially ... 3 Changes to t14, t17, and t19 Parameters, Table 5 ... 8 Changed ±10 μA to ±1 μA, Reference Input/Output, Input Change to t18 Parameter, Table 7 ... 11 Current Parameter, Table 2 .. 7 Changes to Table 8 and ESD Caution Section ... 13 Changes to Table 4 .. 9 Changes to Figure 10, Figure 11, and Figure 14; Deleted Changes to Table 6 .. 12 Figure 13; Renumbered Sequentially.. 18 Changes to Soft Reset Section ... 23 Changes to Figure 16, Figure 18, and Figure 19 ... 19 Changes to Reset Function Section .. 26 Change to Table 13 .. 22 Changes to Figure 37 .. 33 Updated Outline Dimensions .. 37 Added Power Supply Sequencing Section, Table 18, Figure 38, and Figure 39; Renumbered Sequentially .. 34
4/10—Rev. A to Rev. B
Added Figure 40 and Figure 41 ... 35 Changes to Table 18 .. 24 Changed ADR280 to ADR3412, Typical Configuration Circuit Changes to Ordering Guide ... 37 Section .. 35
3/05—Rev. 0 to Rev. A
Changes to Specifications .. 4
10/12—Rev. B to Rev. C
Changes to Figure 43 .. 35 Changes to Title and Features Section ... 1 Changes to General Description and Table 1 .. 3
5/04—Revision 0: Initial Version
Deleted Table 2; Renumbered Sequentially ... 3 Changes to Table 2 .. 4 Rev. D | Page 3 of 40 Document Outline Features Integrated Functions Applications Functional Block Diagram Table of Contents Revision History General Description Specifications AD5382-5 Specifications AD5382-3 Specifications AC Characteristics Timing Characteristics SPI-, QSPI-, MICROWIRE-, or DSP-Compatible Serial Interface I2C Serial Interface Parallel Interface Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Terminology Typical Performance Characteristics Functional Description DAC Architecture—General Data Decoding On-Chip Special Function Registers (SFR) SFR Commands NOP (No Operation) Write Clear Code Soft Clear Soft Power-Down Soft Power-Up Soft RESET Control Register Write/Read Control Register Contents Channel Monitor Function Hardware Functions Reset Function Asynchronous Clear Function BUSY\ and LDAC\ Functions FIFO Operation in Parallel Mode Power-On Reset Power-Down AD5382 Interfaces DSP-, SPI-, MICROWIRE-Compatible Serial Interfaces Standalone Mode Daisy-Chain Mode Readback Mode I2C Serial Interface I2C Data Transfer Start and Stop Conditions Repeated Start Conditions Acknowledge Bit (ACK) AD5382 Slave Addresses Write Operation 4-Byte Mode 3-Byte Mode 2-Byte Mode Parallel Interface CS\ Pin WR\ Pin REG0, REG1 Pins Pins A4 to A0 Pins DB13 to DB0 Microprocessor Interfacing Parallel Interface AD5382 to MC68HC11 AD5382 to PIC16C6x/7x AD5382 to 8051 AD5382 to ADSP-BF527 Applications Information Power Supply Decoupling Power Supply Sequencing Typical Configuration Circuit Monitor Function Toggle Mode Function Thermal Monitor Function AD5382 in a MEMS-Based Optical Switch Optical Attenuators Outline Dimensions Ordering Guide