Datasheet AD9200 (Analog Devices) - 7
| Fabricante | Analog Devices |
| Descripción | 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| Páginas / Página | 25 / 7 — AD9200. DEFINITIONS OF SPECIFICATIONS. Offset Error. Integral … |
| Revisión | E |
| Formato / tamaño de archivo | PDF / 378 Kb |
| Idioma del documento | Inglés |
AD9200. DEFINITIONS OF SPECIFICATIONS. Offset Error. Integral Nonlinearity (INL). Gain Error
Línea de modelo para esta hoja de datos
Versión de texto del documento
AD9200 DEFINITIONS OF SPECIFICATIONS Offset Error Integral Nonlinearity (INL)
The first transition should occur at a level 1 LSB above “zero.” Integral nonlinearity refers to the deviation of each individual Offset is defined as the deviation of the actual first code transi- code from a line drawn from “zero” through “full scale”. The tion from that point. point used as “zero” occurs 1/2 LSB before the first code transi-
Gain Error
tion. “Full scale” is defined as a level 1 1/2 LSB beyond the last The first code transition should occur for an analog value 1 LSB code transition. The deviation is measured from the center of above nominal negative full scale. The last transition should each particular code to the true straight line. occur for an analog value 1 LSB below the nominal positive full
Differential Nonlinearity (DNL, No Missing Codes)
scale. Gain error is the deviation of the actual difference be- An ideal ADC exhibits code transitions that are exactly 1 LSB tween first and last code transitions and the ideal difference apart. DNL is the deviation from this ideal value. It is often between the first and last code transitions. specified in terms of the resolution for which no missing codes
Pipeline Delay (Latency)
(NMC) are guaranteed. The number of clock cycles between conversion initiation and the associated output data being made available. New output data is provided every rising edge.
(AVDD = +3 V, DRVDD = +3 V, FS = 20 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input Typical Characterization Curves Span from 0.5 V to 2.5 V, External Reference, unless otherwise noted) 1.0 60 –0.5 AMPLITUDE 55 –6.0 AMPLITUDE 0.5 50 45 0 40 –20.0 AMPLITUDE DNL SNR– dB 35 –0.5 30 25 –1.0 20 0 128 256 384 512 640 768 896 1024 1.00E+05 1.00E+06 1.00E+07 1.00E+08 CODE OFFSET INPUT FREQUENCY – Hz
Figure 3. Typical DNL Figure 5. SNR vs. Input Frequency
1.0 60 –0.5 AMPLITUDE 55 0.5 50 –6.0 AMPLITUDE 45 0 40 INL –20.0 AMPLITUDE SINAD – dB 35 –0.5 30 25 –1.0 20 0 128 256 384 512 640 768 896 1024 1.00E+05 1.00E+06 1.00E+07 1.00E+08 CODE OFFSET INPUT FREQUENCY – Hz
Figure 4. Typical INL Figure 6. SINAD vs. Input Frequency –6– REV. E
The first transition should occur at a level 1 LSB above “zero.” Integral nonlinearity refers to the deviation of each individual Offset is defined as the deviation of the actual first code transi- code from a line drawn from “zero” through “full scale”. The tion from that point. point used as “zero” occurs 1/2 LSB before the first code transi-
Gain Error
tion. “Full scale” is defined as a level 1 1/2 LSB beyond the last The first code transition should occur for an analog value 1 LSB code transition. The deviation is measured from the center of above nominal negative full scale. The last transition should each particular code to the true straight line. occur for an analog value 1 LSB below the nominal positive full
Differential Nonlinearity (DNL, No Missing Codes)
scale. Gain error is the deviation of the actual difference be- An ideal ADC exhibits code transitions that are exactly 1 LSB tween first and last code transitions and the ideal difference apart. DNL is the deviation from this ideal value. It is often between the first and last code transitions. specified in terms of the resolution for which no missing codes
Pipeline Delay (Latency)
(NMC) are guaranteed. The number of clock cycles between conversion initiation and the associated output data being made available. New output data is provided every rising edge.
(AVDD = +3 V, DRVDD = +3 V, FS = 20 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input Typical Characterization Curves Span from 0.5 V to 2.5 V, External Reference, unless otherwise noted) 1.0 60 –0.5 AMPLITUDE 55 –6.0 AMPLITUDE 0.5 50 45 0 40 –20.0 AMPLITUDE DNL SNR– dB 35 –0.5 30 25 –1.0 20 0 128 256 384 512 640 768 896 1024 1.00E+05 1.00E+06 1.00E+07 1.00E+08 CODE OFFSET INPUT FREQUENCY – Hz
Figure 3. Typical DNL Figure 5. SNR vs. Input Frequency
1.0 60 –0.5 AMPLITUDE 55 0.5 50 –6.0 AMPLITUDE 45 0 40 INL –20.0 AMPLITUDE SINAD – dB 35 –0.5 30 25 –1.0 20 0 128 256 384 512 640 768 896 1024 1.00E+05 1.00E+06 1.00E+07 1.00E+08 CODE OFFSET INPUT FREQUENCY – Hz
Figure 4. Typical INL Figure 6. SINAD vs. Input Frequency –6– REV. E