Datasheet AD9260 (Analog Devices) - 4

FabricanteAnalog Devices
Descripción16-Bit High Speed Oversampled A/D Converter
Páginas / Página45 / 4 — AD9260. SPECIFICATIONS CLOCK INPUT FREQUENCY RANGE Table 1. …
RevisiónC
Formato / tamaño de archivoPDF / 1.1 Mb
Idioma del documentoInglés

AD9260. SPECIFICATIONS CLOCK INPUT FREQUENCY RANGE Table 1. Parameter—Decimation Factor (N). AD9260 (8). AD9260 (4). AD9260 (2)

AD9260 SPECIFICATIONS CLOCK INPUT FREQUENCY RANGE Table 1 Parameter—Decimation Factor (N) AD9260 (8) AD9260 (4) AD9260 (2)

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 4 link to page 4 link to page 5 link to page 5 link to page 5 link to page 7
AD9260 SPECIFICATIONS CLOCK INPUT FREQUENCY RANGE Table 1. Parameter—Decimation Factor (N) AD9260 (8) AD9260 (4) AD9260 (2) AD9260 (1) Unit
CLOCK INPUT (Modulator Sample Rate, fCLOCK) 1 1 1 1 kHz min 20 20 20 20 MHz max OUTPUT WORD RATE (FS = fCLOCK/N) 0.125 0.250 0.500 1 kHz min 2.5 5 10 20 MHz max
DC SPECIFICATIONS
AVDD = +5 V, DVDD = +3 V, DRVDD = +3 V, fCLOCK = 20 MSPS, VREF = +2.5 V, Input CML = 2.0 V TMIN to TMAX unless otherwise noted, RBIAS = 2 kΩ.
Table 2. Parameter—Decimation Factor (N) AD9260 (8) AD9260 (4) AD9260 (2) AD9260 (1) Unit
RESOLUTION 16 16 16 12 Bits min INPUT REFERRED NOISE (TYP) 1.0 V Reference 1.40 2.4 6.0 1.3 LSB rms typ 2.5 V Reference1 0.68 (90.6) 1.2 (86) 3.7 (76) 1.0 (63.2) LSB rms typ (dB typ) ACCURACY Integral Nonlinearity (INL) ± 0.75 ± 0.75 ± 0.75 ± 0.3 LSB typ Differential Nonlinearity (DNL) ± 0.50 ± 0.50 ± 0.50 ± 0.25 LSB typ No Missing Codes 16 16 16 12 Bits Guaranteed Offset Error 0.9 (0.5) (0.5) (0.5) (0.5) % FSR max (typ @ +25°C) Gain Error2 2.75 (0.66) (0.66) (0.66) (0.66) % FSR max (typ @ +25°C) Gain Error3 1.35 (0.7) (0.7) (0.7) (0.7) % FSR max (typ @ +25°C) TEMPERATURE DRIFT Offset Error 2.5 2.5 2.5 2.5 ppm/°C typ Gain Error2 22 22 22 22 ppm/°C typ Gain Error3 7.0 7.0 7.0 7.0 ppm/°C typ POWER SUPPLY REJECTION AVDD, DVDD, DRVDD (+5 V ±0.25 V) 0.06 0.06 0.06 0.06 % FSR max ANALOG INPUT Input Span VREF= 1.0 V 1.6 1.6 1.6 1.6 V p p Diff. max VREF= 2.5 V 4.0 4.0 4.0 4.0 V p p Diff. max Input (VINA or VINB) Range +0.5 +0.5 +0.5 +0.5 V min +AVDD –0.5 +AVDD –0.5 +AVDD –0.5 +AVDD –0.5 V max Input Capacitance 10.2 10.2 10.2 10.2 pF typ INTERNAL VOLTAGE REFERENCE Output Voltage (1 V Mode) 1 1 1 1 V typ Output Voltage Error (1 V Mode) ± 14 ± 14 ± 14 ± 14 mV max Output Voltage (2.5 V Mode) 2.5 2.5 2.5 2.5 V typ Output Voltage Error (2.5 V Mode) ± 35 ± 35 ± 35 ± 35 mV max Load Regulation4 1 V REF 0.5 0.5 0.5 0.5 mV max 2.5 V REF 2.0 2.0 2.0 2.0 mV max REFERENCE INPUT RESISTANCE 8 8 8 8 kΩ POWER SUPPLIES Supply Voltages AVDD +5 +5 +5 +5 V (± 5%) Rev. C | Page 3 of 44 Document Outline FEATURES PRODUCT DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS SPECIFICATIONS CLOCK INPUT FREQUENCY RANGE DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL FILTER CHARACTERISTICS DIGITAL FILTER CHARACTERISTICS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION TERMINOLOGY PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TYPICAL AC CHARACTERIZATION CURVES VS. DECIMATION MODE TYPICAL AC CHARACTERIZATION CURVES FOR 8× MODE TYPICAL AC CHARACTERIZATION CURVES FOR 4× MODE TYPICAL AC CHARACTERIZATION CURVES FOR 2× MODE TYPICAL AC CHARACTERIZATION CURVES FOR 1× MODE TYPICAL AC CHARACTERIZATION CURVES ADDITIONAL AC CHARACTERIZATION CURVES THEORY OF OPERATION ANALOG INPUT AND REFERENCE OVERVIEW INPUT SPAN INPUT COMPLIANCE RANGE ANALOG INPUT OPERATION DRIVING THE INPUT Transient Response Input Driver Considerations Single-Ended-to-Differential Op Amp Driver Common-Mode Level REFERENCE OPERATION DIGITAL INPUTS AND OUTPUTS DIGITAL OUTPUTS CS and Read Pins DAV Pin RESET Pin OTR Pin MODE OPERATION BIAS PIN OPERATION POWER DISSIPATION CONSIDERATIONS DIGITAL OUTPUT DRIVER CONSIDERATIONS (DRVDD) Clock Input and Considerations GROUNDING AND DECOUPLING Analog and Digital Grounding Analog and Digital Supply Decoupling EVALUATION BOARD GENERAL DESCRIPTION FEATURES AND USER CONTROLS Jumper Controlled Mode/OSR Selection Selectable Power Bias Data Interfacing Controls Buffered Output Data Jumper Controlled Reference Source Flexible DC or AC Coupled External Clock Inputs Flexible Input Signal Configuration Circuitry Selecting Single or Dual Signal Input Selectable Input Signal Common-Mode Level Source SHIPMENT CONFIGURATION QUICK SETUP APPLICATION INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE