Datasheet AD7452 (Analog Devices) - 5

FabricanteAnalog Devices
DescripciónDifferential Input, 555 kSPS, 12-Bit A/D Converter in 8-Lead SOT-23
Páginas / Página25 / 5 — AD7452. Data Sheet. Parameter. Test Conditions/Comments. B Version2. Unit
RevisiónC
Formato / tamaño de archivoPDF / 648 Kb
Idioma del documentoInglés

AD7452. Data Sheet. Parameter. Test Conditions/Comments. B Version2. Unit

AD7452 Data Sheet Parameter Test Conditions/Comments B Version2 Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 15 link to page 15 link to page 9 link to page 23
AD7452 Data Sheet Parameter Test Conditions/Comments B Version2 Unit
CONVERSION RATE Conversion Time 1.6 µs with a 10 MHz SCLK 16 SCLK cycles Track-and-Hold Acquisition Time3 Sine wave input 200 ns max Step input 290 ns max Throughput Rate 555 kSPS max POWER REQUIREMENTS V Range: 3 V + 20%/–10%; DD 5 V ± 5% 2.7/5.25 V min/V max I 9, 10 DD Normal Mode (Static) SCLK on or off 0.5 mA typ Normal Mode (Operational) V = 4.75 V to 5.25 V 1.5 mA max DD V = 2.7 V to 3.6 V 1.2 mA max DD Full Power-Down Mode SCLK on or off 1 µA max Power Dissipation Normal Mode (Operational) V = 5 V, 1.55 mW typ for 100 kSPS9 7.25 mW max DD V = 3 V, 0.64 mW typ for 100 kSPS9 3.3 mW max DD Full Power-Down V = 5 V, SCLK on or off 5 µW max DD V = 3 V, SCLK on or off 3 µW max DD 1 Common-mode voltage. The input signal can be centered on a dc common-mode voltage in the range specified in Figure 23 and Figure 24. 2 Temperature ranges as follows: B Version: –40°C to +85°C. 3 See Terminology section. 4 Analog inputs with slew rates exceeding 27 V/µs (full-scale input sine wave > 3.5 MHz) within the acquisition time may cause an incorrect result to be returned by the converter. 5 Because the input spans of VIN+ and VIN– are both VREF and are 180° out of phase, the differential voltage is 2 × VREF. 6 The AD7452 is functional with a reference input from 100 mV; for VDD = 5 V, the reference can range up to 3.5 V. 7 The AD7452 is functional with a reference input from 100 mV; for VDD = 3 V, the reference can range up to 2.2 V. 8 Guaranteed by characterization. 9 See Power VS. Throughput Rate section. 10 Measured with a midscale dc input. Rev. C | Page 4 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT Analog Input Structure DRIVING DIFFERENTIAL INPUTS Differential Amplifier Op Amp Pair RF Transformer DIGITAL INPUTS REFERENCE Example 1 Example 2 SINGLE-ENDED OPERATION SERIAL INTERFACE Timing Example MODES OF OPERATION NORMAL MODE POWER-DOWN MODE POWER-UP TIME POWER vs. THROUGHPUT RATE APPLICATION HINTS Grounding and Layout EVALUATING THE AD7452’S PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE