Datasheet AD7623 (Analog Devices) - 5

link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 18 link to page 12 link to page 8
AD7623 Parameter Conditions Min Typ Max Unit
EXTERNAL REFERENCE PDREF = PDBUF = high Voltage Range REF 1.8 2.048 AVDD V Current Drain 1.33 MSPS throughput 100 μA REFERENCE BUFFER PDREF = high, PDBUF = low REFBUFIN Input Voltage Range 1.05 1.2 1.30 V TEMPERATURE PIN Voltage Output @ 25°C 273 mV Temperature Sensitivity 0.85 mV/°C Output Resistance 4.7 kΩ DIGITAL INPUTS Logic Levels VIL –0.3 +0.6 V VIH 1.7 5.25 V IIL –1 +1 μA IIH –1 +1 μA DIGITAL OUTPUTS Data Format7 Pipeline Delay8 VOL ISINK = 500 μA 0.4 V VOH ISOURCE = –500 μA OVDD − 0.3 V POWER SUPPLIES Specified Performance AVDD 2.37 2.5 2.63 V DVDD 2.37 2.5 2.63 V OVDD 2.309 3.6 V Operating Current10 1.33 MSPS throughput AVDD11 With internal reference 15 mA DVDD 1.6 mA OVDD 0.6 mA Power Dissipation10 With Internal Reference11 1.33 MSPS throughput 50 55 mW Without Internal Reference11 1.33 MSPS throughput 45 53 mW In Power-Down Mode12 PD = high 600 μW TEMPERATURE RANGE13 Specified Performance TMIN to TMAX –40 +85 °C 1 When using an external reference. With the internal reference, the input range is from −0.1 V to VREF. 2 See the Analog Inputs section. 3 Linearity is tested using endpoints, not best fit. Tested with an external reference at 2.048 V. 4 LSB means least significant bit. With the ±2.048 V input range, 1 LSB is 62.5 μV. 5 See the Terminology section. These specifications do not include the error contribution from the external reference. 6 All specifications in dB are referred to a full-scale input FSR. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified. 7 Parallel or serial 16-bit. 8 Conversion results are available immediately after completed conversion. 9 See the Absolute Maximum Ratings section. 10 Tested in parallel reading mode. 11 With internal reference, PDREF and PDBUF are low; without internal reference, PDREF and PDBUF are high. 12 With all digital inputs forced to OVDD. 13 Consult sales for extended temperature range. Rev. 0 | Page 4 of 28 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS SPECIFICATIONS TIMING SPECIFICATIONS SERIAL CLOCK TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION TRANSFER FUNCTIONS TYPICAL CONNECTION DIAGRAM ANALOG INPUTS DRIVER AMPLIFIER CHOICE Single-to-Differential Driver VOLTAGE REFERENCE INPUT Internal Reference (PDBUF = Low, PDREF = Low) External 1.2 V Reference and Internal Buffer (PDREF = High, PBBUF = Low) External Reference (PDBUF = High, PRBUF = High) Reference Decoupling Temperature Sensor POWER SUPPLY Power Sequencing Power-Up POWER DISSIPATION VS. THROUGHPUT CONVERSION CONTROL INTERFACES DIGITAL INTERFACE RESET PARALLEL INTERFACE Master Parallel Interface Slave Parallel Interface 8-Bit Interface (Master or Slave) SERIAL INTERFACE MASTER SERIAL INTERFACE Internal Clock SLAVE SERIAL INTERFACE External Clock External Discontinuous Clock Data Read After Conversion External Clock Data Read During Previous Conversion MICROPROCESSOR INTERFACING SPI Interface (ADSP-219x) APPLICATION LAYOUT EVALUATING THE AD7623 PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE