Datasheet AD9230 (Analog Devices) - 10

link to page 11 link to page 11
AD9230 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS ) ) B B S S D D L L ( ( + – N D D – + D + – + – + – O O G V D K K D 2 2 1 1 0 0 C C R R V L L V D D D D D D D D D D A C C A 6 5 4 3 2 1 0 9 8 7 6 5 5 5 5 5 5 4 3 5 5 4 4 4 4 4 4 4 D3– 1 PIN 1 42 AVDD INDICATOR D3+ 2 41 AVDD D4– 3 40 CML D4+ 4 39 AVDD D5– 5 38 AVDD D5+ 6 37 AVDD AD9230 DRVDD 7 36 VIN– DRGND 8 TOP VIEW 35 VIN+ D6– 9 (Not to Scale) 34 AVDD D6+ 10 33 AVDD D7– 11 32 AVDD D7+ 12 31 RBIAS D8– 13 PIN 0 (EXPOSED PADDLE) = AGND 30 AVDD D8+ 14 29 PWDN 5 6 7 8 9 0 1 1 1 1 1 1 2 2 22 32 42 52 62 72 82 – + + – 9 + + 9 –0 – 0 1 1 S S T R D D B D R F E D 1 1 1 1 N D C S D D D O O D D C S D G V / / ) ) R R K E B O B D D I L R
04 0
S S D C
2-
M S ( M S
00
(
06 Figure 4. Single Data Rate Mode
Table 7. Single Data Rate Mode Pin Function Descriptions Pin No. Mnemonic Description
30, 32 to 34, 37 to 39, AVDD 1.8 V Analog Supply. 41 to 43, 46 7, 24, 47 DRVDD 1.8 V Digital Output Supply. 0 AGND1 Analog Ground. 8, 23, 48 DRGND1 Digital Output Ground. 35 VIN+ Analog Input—True. 36 VIN− Analog Input—Complement. 40 CML Common-Mode Output Pin. Enabled through the SPI, this pin provides a reference for the optimized internal bias voltage for VIN+/VIN−. 44 CLK+ Clock Input—True. 45 CLK− Clock Input—Complement. 31 RBIAS Set Pin for Chip Bias Current. (Place 1% 10 kΩ resistor terminated to ground.) Nominally 0.5 V. 28 RESET CMOS-Compatible Chip Reset (Active Low). 25 SDIO/DCS Serial Port Interface (SPI®) Data Input/Output (Serial Port Mode); Duty Cycle Stabilizer Select (External Pin Mode). 26 SCLK/DFS Serial Port Interface Clock (Serial Port Mode); Data Format Select Pin (External Pin Mode). 27 CSB Serial Port Chip Select (Active Low). 29 PWDN Chip Power-Down. 49 DCO− Data Clock Output—Complement. 50 DCO+ Data Clock Output—True. 51 D0− D0 Complement Output Bit (LSB). 52 D0+ D0 True Output Bit (LSB). 53 D1− D1 Complement Output Bit. 54 D1+ D1 True Output Bit. 55 D2− D2 Complement Output Bit. 56 D2+ D2 True Output Bit. 1 D3− D3 Complement Output Bit. 2 D3+ D3 True Output Bit. 3 D4− D4 Complement Output Bit. 4 D4+ D4 True Output Bit. Rev. 0 | Page 9 of 32 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ANALOG INPUT AND VOLTAGE REFERENCE Differential Input Configurations CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Clock Jitter Considerations POWER DISSIPATION AND POWER-DOWN MODE DIGITAL OUTPUTS Digital Outputs and Timing Output Data Rate and Pinout Configuration Out-of-Range (OR) TIMING RBIAS AD9230 CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI MEMORY MAP READING THE MEMORY MAP TABLE RESERVED LOCATIONS DEFAULT VALUES LOGIC LEVELS OUTLINE DIMENSIONS ORDERING GUIDE