Datasheet AD7262 (Analog Devices) - 5

FabricanteAnalog Devices
Descripción1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators
Páginas / Página33 / 5 — AD7262. Data Sheet. Parameter. Min. Typ. Max. Unit. Test …
RevisiónC
Formato / tamaño de archivoPDF / 896 Kb
Idioma del documentoInglés

AD7262. Data Sheet. Parameter. Min. Typ. Max. Unit. Test Conditions/Comments

AD7262 Data Sheet Parameter Min Typ Max Unit Test Conditions/Comments

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
AD7262 Data Sheet Parameter Min Typ Max Unit Test Conditions/Comments
LOGIC INPUTS Input High Voltage, VINH 0.7 × VDRIVE V Input Low Voltage, VINL 0.8 V Input Current, IIN ±1 µA VIN = 0 V or VDRIVE Input Capacitance, C 3 IN 4 pF LOGIC OUTPUTS Output High Voltage, VOH VDRIVE − 0.2 V Output Low Voltage, VOL 0.4 V Floating State Leakage Current ±1 µA Floating State Output Capacitance3 5 pF Output Coding Twos complement CONVERSION RATE Conversion Time 19 × tSCLK ns Track-and-Hold Acquisition Time 400 ns Throughput Rate 1 MSPS AD7262 500 kSPS AD7262-5 COMPARATORS Input Offset Comparator A and Comparator B ±2 ±4 mV TA = 25°C to 105°C only Comparator C and Comparator D ±2 ±4 mV Offset Voltage Drift 0.5 μV/°C All comparators Input Common-Mode Range3 0 to 4 V CA_CBVCC = 5 V 0 to 1.7 V CA_CBVCC = 2.7 V Input Capacitance3 4 pF Input Impedance3 1 GΩ IDD Normal Mode (Static)6 25 pF load, COUTx = 0 V, VCM = AVCC/2, VOVERDRIVE = 200 mV differential Comparator A and Comparator B 3 µA CA_CBVCC = 3.3 V 6 8.5 µA CA_CBVCC = 5.25 V Comparator C and Comparator D 60 µA CC_CDVCC = 3.3 V 120 170 µA CC_CDVCC = 5.25 V Propagation Delay Time VCM = AVCC/2, VOVERDRIVE = 200 mV differential High to Low, tPHL Comparator A and Comparator B 1.4 3.5 µs CA_CBVCC = 2.7 V 0.95 µs CA_CBVCC = 5 V Comparator C and Comparator D 0.20 0.32 µs CC_CDVCC = 2.7 V 0.13 µs CC_CDVCC = 5 V Low to High, tPLH Comparator A and Comparator B 2 4 µs CA_CBVCC = 2.7 V 0.93 µs CA_CBVCC = 5 V Comparator C and Comparator D 0.18 0.28 µs CC_CDVCC = 2.7 V 0.12 µs CC_CDVCC = 5 V Delay Matching VCM = AVCC 2, VOVERDRIVE = 200 mV differential Comparator A and Comparator B ±250 ns Comparator C and Comparator D ±10 ns Rev. B | Page 4 of 32 Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION COMPARATORS OPERATION ANALOG INPUTS Transfer Function VDRIVE REFERENCE TYPICAL CONNECTION DIAGRAMS Comparator Application Details APPLICATION DETAILS MODES OF OPERATION PIN-DRIVEN MODE GAIN SELECTION POWER-DOWN MODES Power-Up Conditions CONTROL REGISTER ON-CHIP REGISTERS Addressing the On-Chip Registers Writing to a Register Reading from a Register SERIAL INTERFACE CALIBRATION INTERNAL OFFSET CALIBRATION ADJUSTING THE OFFSET CALIBRATION REGISTERS SYSTEM GAIN CALIBRATION MICROPROCESSOR INTERFACING AD7262/AD7262-5 TO ADSP-BF531 APPLICATION HINTS GROUNDING AND LAYOUT PCB DESIGN GUIDELINES FOR LFCSP OUTLINE DIMENSIONS ORDERING GUIDE