Datasheet AD7988-1, AD7988-5 (Analog Devices) - 6

FabricanteAnalog Devices
Descripción16-Bit, 500ksps, Ultra Lower Power 16 bit SAR ADC
Páginas / Página23 / 6 — AD7988-1/AD7988-5. Data Sheet. Table 5. Parameter. Symbol. Min. Typ. Max. …
RevisiónG
Formato / tamaño de archivoPDF / 591 Kb
Idioma del documentoInglés

AD7988-1/AD7988-5. Data Sheet. Table 5. Parameter. Symbol. Min. Typ. Max. Unit. 500µA. IOL. TO SDO. 1.4V. 20pF. IOH. Y% VIO1. X% VIO1. tDELAY. V 2. VIL

AD7988-1/AD7988-5 Data Sheet Table 5 Parameter Symbol Min Typ Max Unit 500µA IOL TO SDO 1.4V 20pF IOH Y% VIO1 X% VIO1 tDELAY V 2 VIL

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 6 link to page 6
AD7988-1/AD7988-5 Data Sheet
VDD = 2.37 V to 2.63 V, VIO = 1.71 V to 3.3 V, −40°C to +125°C unless otherwise stated. See Figure 2 and Figure 3 for load conditions.
Table 5. Parameter Symbol Min Typ Max Unit
AD7988-1 Throughput Rate 100 kHz Conversion Time: CNV Rising Edge to Data Available tCONV 9.5 μs Acquisition Time tACQ 500 ns Time Between Conversions tCYC 10 μs AD7988-5 Throughput Rate 500 kHz Conversion Time: CNV Rising Edge to Data Available tCONV B Grade 1.6 μs C Grade 1.2 μs Acquisition Time tACQ B Grade 400 ns C Grade 800 ns Time Between Conversions tCYC 2 μs CNV Pulse Width (CS Mode) tCNVH 500 ns SCK Period (CS Mode) tSCK 22 ns SCK Period (Chain Mode) tSCK 23 ns SCK Low Time tSCKL 6 ns SCK High Time tSCKH 6 ns SCK Falling Edge to Data Remains Valid tHSDO 3 ns SCK Falling Edge to Data Valid Delay tDSDO 14 21 ns CNV or SDI Low to SDO D15 MSB Valid (CS Mode) tEN 18 40 ns CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode) tDIS 20 ns SDI Valid Setup Time from CNV Rising Edge tSSDICNV 5 ns SDI Valid Hold Time from CNV Rising Edge (CS Mode) tHSDICNV 10 ns SDI Valid Hold Time from CNV Rising Edge (Chain Mode) tHSDICNV 0 ns SCK Valid Setup Time from CNV Rising Edge (Chain Mode) tSSCKCNV 5 ns SCK Valid Hold Time from CNV Rising Edge (Chain Mode) tHSCKCNV 5 ns SDI Valid Setup Time from SCK Falling Edge (Chain Mode) tSSDISCK 2 ns SDI Valid Hold Time from SCK Falling Edge (Chain Mode) tHSDISCK 3 ns
500µA IOL TO SDO 1.4V CL 20pF
002
500µA IOH
10231- Figure 2. Load Circuit for Digital Interface Timing
Y% VIO1 X% VIO1 tDELAY tDELAY V 2 IH V 2 IH 2 V 2 VIL IL 1FOR VIO ≤ 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V X = 70, AND Y = 30. 2MINIMUM V
003
IH AND MAXIMUM VIL USED. SEE DIGITAL INPUTS SPECIFICATIONS IN TABLE 3.
10231- Figure 3. Voltage Levels for Timing Rev. F | Page 6 of 23 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUIT TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION Transfer Functions TYPICAL CONNECTION DIAGRAM ANALOG INPUTS DRIVER AMPLIFIER CHOICE VOLTAGE REFERENCE INPUT POWER SUPPLY DIGITAL INTERFACE MODE, 3-WIRE MODE 4-WIRE CHAIN MODE APPLICATIONS INFORMATION INTERFACING TO BLACKFIN® DSP LAYOUT EVALUATING THE PERFORMANCE OF THE AD7988-1/AD7988-5 OUTLINE DIMENSIONS ORDERING GUIDE