Datasheet AD9691 (Analog Devices) - 3
| Fabricante | Analog Devices |
| Descripción | 14-Bit, 1.25 GSPS JESD204B, Dual Analog-to-Digital Converter |
| Páginas / Página | 73 / 3 — AD9691. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 7/15—Revision 0: … |
| Formato / tamaño de archivo | PDF / 1.8 Mb |
| Idioma del documento | Inglés |
AD9691. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 7/15—Revision 0: Initial Version
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 4 link to page 5 link to page 6 link to page 7 link to page 8 link to page 10 link to page 10 link to page 10 link to page 11 link to page 13 link to page 17 link to page 19 link to page 19 link to page 19 link to page 21 link to page 22 link to page 23 link to page 23 link to page 24 link to page 24 link to page 24 link to page 25 link to page 28 link to page 28 link to page 28 link to page 28 link to page 34 link to page 34 link to page 35 link to page 35 link to page 37 link to page 37 link to page 38 link to page 40 link to page 40 link to page 41 link to page 44 link to page 44 link to page 44 link to page 45 link to page 46 link to page 48 link to page 49 link to page 52 link to page 53 link to page 55 link to page 55 link to page 55 link to page 58 link to page 58 link to page 58 link to page 58 link to page 59 link to page 59 link to page 60 link to page 72 link to page 72 link to page 72 link to page 72 link to page 73 link to page 73
AD9691 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC NCO Plus Mixer Loss and SFDR ... 34 Applications ... 1 Numerically Controlled Oscillator .. 34 General Description ... 1 FIR Filters .. 36 Functional Block Diagram .. 1 General Description ... 36 Product Highlights ... 1 Half-Band Filters .. 37 Revision History ... 2 DDC Gain Stage ... 39 Specifications ... 3 DDC Complex to Real Conversion Block... 39 DC Specifications ... 3 DDC Example Configurations ... 40 AC Specifications .. 4 Digital Outputs ... 43 Digital Specifications ... 5 Introduction to the JESD204B Interface ... 43 Switching Specifications .. 6 JESD204B Overview .. 43 Timing Specifications .. 7 Functional Overview ... 44 Absolute Maximum Ratings .. 9 JESD204B Link Establishment ... 45 Thermal Characteristics .. 9 Physical Layer (Driver) Outputs .. 47 ESD Caution .. 9 Configuring the JESD204B Link .. 48 Pin Configuration and Function Descriptions ... 10 Multichip Synchronization .. 51 Typical Performance Characteristics ... 12 SYSREF± Setup/Hold Window Monitor ... 52 Equivalent Circuits ... 16 Test Modes ... 54 Theory of Operation .. 18 ADC Test Modes .. 54 ADC Architecture .. 18 JESD204B Block Test Modes .. 54 Analog Input Considerations .. 18 Serial Port Interface .. 57 Voltage Reference ... 20 Configuration Using the SPI ... 57 Clock Input Considerations .. 21 Hardware Interface ... 57 Power-Down/Standby Mode .. 22 SPI Accessible Features .. 57 Temperature Diode .. 22 Memory Map .. 58 ADC Overrange and Fast Detect .. 23 Reading the Memory Map Register Table ... 58 ADC Overrange .. 23 Memory Map Register Table ... 59 Fast Threshold Detection (FD_A and FD_B) .. 23 Applications Information .. 71 Signal Monitor .. 24 Power Supply Recommendations ... 71 Digital Downconverters (DDCs) .. 27 Exposed Pad Thermal Heat Slug Recommendations .. 71 DDC I/Q Input Selection .. 27 AVDD1_SR (Pin 78) and AGND (Pin 77 and Pin 81) .. 71 DDC I/Q Output Selection ... 27 Outline Dimensions ... 72 DDC General Description .. 27 Ordering Guide .. 72 Frequency Translation ... 33 General Description ... 33
REVISION HISTORY 7/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 72 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Controls and SFDR Optimization Absolute Maximum Input Swing VOLTAGE REFERENCE CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider ½ Period Delay Adjust Input Clock Divider Clock Fine Delay Adjust Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) SIGNAL MONITOR SPORT Over JESD204B DIGITAL DOWNCONVERTERS (DDCS) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION FREQUENCY TRANSLATION GENERAL DESCRIPTION Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO PLUS MIXER LOSS AND SFDR NUMERICALLY CONTROLLED OSCILLATOR Setting Up the NCO FTW and POW NCO Synchronization Mixer FIR FILTERS GENERAL DESCRIPTION HALF-BAND FILTERS HB4 Filter HB3 Filter HB2 Filter HB1 Filter DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION BLOCK DDC EXAMPLE CONFIGURATIONS DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8B/10B Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop (PLL) CONFIGURING THE JESD204B LINK Example 1: Full Bandwidth Mode Example 2: ADC with DDC Option (Two ADCs Plus Two DDCs ) MULTICHIP SYNCHRONIZATION SYSREF± SETUP/HOLD WINDOW MONITOR TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Unassigned and Reserved Locations Default Values Logic Levels Channel-Specific Registers SPI Soft Reset MEMORY MAP REGISTER TABLE APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS EXPOSED PAD THERMAL HEAT SLUG RECOMMENDATIONS AVDD1_SR (PIN 78) AND AGND (PIN 77 AND PIN 81) OUTLINE DIMENSIONS ORDERING GUIDE
AD9691 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC NCO Plus Mixer Loss and SFDR ... 34 Applications ... 1 Numerically Controlled Oscillator .. 34 General Description ... 1 FIR Filters .. 36 Functional Block Diagram .. 1 General Description ... 36 Product Highlights ... 1 Half-Band Filters .. 37 Revision History ... 2 DDC Gain Stage ... 39 Specifications ... 3 DDC Complex to Real Conversion Block... 39 DC Specifications ... 3 DDC Example Configurations ... 40 AC Specifications .. 4 Digital Outputs ... 43 Digital Specifications ... 5 Introduction to the JESD204B Interface ... 43 Switching Specifications .. 6 JESD204B Overview .. 43 Timing Specifications .. 7 Functional Overview ... 44 Absolute Maximum Ratings .. 9 JESD204B Link Establishment ... 45 Thermal Characteristics .. 9 Physical Layer (Driver) Outputs .. 47 ESD Caution .. 9 Configuring the JESD204B Link .. 48 Pin Configuration and Function Descriptions ... 10 Multichip Synchronization .. 51 Typical Performance Characteristics ... 12 SYSREF± Setup/Hold Window Monitor ... 52 Equivalent Circuits ... 16 Test Modes ... 54 Theory of Operation .. 18 ADC Test Modes .. 54 ADC Architecture .. 18 JESD204B Block Test Modes .. 54 Analog Input Considerations .. 18 Serial Port Interface .. 57 Voltage Reference ... 20 Configuration Using the SPI ... 57 Clock Input Considerations .. 21 Hardware Interface ... 57 Power-Down/Standby Mode .. 22 SPI Accessible Features .. 57 Temperature Diode .. 22 Memory Map .. 58 ADC Overrange and Fast Detect .. 23 Reading the Memory Map Register Table ... 58 ADC Overrange .. 23 Memory Map Register Table ... 59 Fast Threshold Detection (FD_A and FD_B) .. 23 Applications Information .. 71 Signal Monitor .. 24 Power Supply Recommendations ... 71 Digital Downconverters (DDCs) .. 27 Exposed Pad Thermal Heat Slug Recommendations .. 71 DDC I/Q Input Selection .. 27 AVDD1_SR (Pin 78) and AGND (Pin 77 and Pin 81) .. 71 DDC I/Q Output Selection ... 27 Outline Dimensions ... 72 DDC General Description .. 27 Ordering Guide .. 72 Frequency Translation ... 33 General Description ... 33
REVISION HISTORY 7/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 72 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Controls and SFDR Optimization Absolute Maximum Input Swing VOLTAGE REFERENCE CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider ½ Period Delay Adjust Input Clock Divider Clock Fine Delay Adjust Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) SIGNAL MONITOR SPORT Over JESD204B DIGITAL DOWNCONVERTERS (DDCS) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION FREQUENCY TRANSLATION GENERAL DESCRIPTION Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO PLUS MIXER LOSS AND SFDR NUMERICALLY CONTROLLED OSCILLATOR Setting Up the NCO FTW and POW NCO Synchronization Mixer FIR FILTERS GENERAL DESCRIPTION HALF-BAND FILTERS HB4 Filter HB3 Filter HB2 Filter HB1 Filter DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION BLOCK DDC EXAMPLE CONFIGURATIONS DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8B/10B Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop (PLL) CONFIGURING THE JESD204B LINK Example 1: Full Bandwidth Mode Example 2: ADC with DDC Option (Two ADCs Plus Two DDCs ) MULTICHIP SYNCHRONIZATION SYSREF± SETUP/HOLD WINDOW MONITOR TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Unassigned and Reserved Locations Default Values Logic Levels Channel-Specific Registers SPI Soft Reset MEMORY MAP REGISTER TABLE APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS EXPOSED PAD THERMAL HEAT SLUG RECOMMENDATIONS AVDD1_SR (PIN 78) AND AGND (PIN 77 AND PIN 81) OUTLINE DIMENSIONS ORDERING GUIDE