Datasheet AD9695 (Analog Devices) - 3
| Fabricante | Analog Devices |
| Descripción | 14-Bit, 1300 MSPS/625 MSPS, JESD204B, Dual Analog-to-Digital Converter |
| Páginas / Página | 136 / 3 — AD9695. Data Sheet. TABLE OF CONTENTS |
| Revisión | A |
| Formato / tamaño de archivo | PDF / 5.6 Mb |
| Idioma del documento | Inglés |
AD9695. Data Sheet. TABLE OF CONTENTS
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 1 link to page 4 link to page 5 link to page 5 link to page 6 link to page 6 link to page 7 link to page 9 link to page 10 link to page 11 link to page 12 link to page 14 link to page 14 link to page 14 link to page 15 link to page 17 link to page 17 link to page 22 link to page 26 link to page 28 link to page 28 link to page 28 link to page 31 link to page 31 link to page 31 link to page 34 link to page 34 link to page 35 link to page 35 link to page 35 link to page 36 link to page 36 link to page 38 link to page 38 link to page 40 link to page 43 link to page 43 link to page 43 link to page 43 link to page 46 link to page 54 link to page 61 link to page 62 link to page 63 link to page 65 link to page 68 link to page 69 link to page 71 link to page 71 link to page 71 link to page 72 link to page 72 link to page 74 link to page 75 link to page 81 link to page 81 link to page 81 link to page 83 link to page 83 link to page 83 link to page 85 link to page 87 link to page 89 link to page 89 link to page 89 link to page 89 link to page 91 link to page 91 link to page 92 link to page 94 link to page 94 link to page 94 link to page 94 link to page 95 link to page 95 link to page 96 link to page 134 link to page 134
AD9695 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC General Description .. 42 Applications ... 1 DDC Frequency Translation ... 45 Functional Block Diagram .. 1 DDC Decimation Filters ... 53 Revision History ... 3 DDC Gain Stage ... 60 General Description ... 4 DDC Complex to Real Conversion ... 61 Product Highlights ... 4 DDC Mixed Decimation Settings .. 62 Specifications ... 5 DDC Example Configurations ... 64 DC Specifications ... 5 Signal Monitor .. 67 AC Specifications—1300 MSPS .. 6 SPORT Over JESD204B .. 68 AC Specifications—625 MSPS .. 8 Digital Outputs ... 70 Digital Specifications ... 9 Introduction to the JESD204B Interface ... 70 Switching Specifications .. 10 JESD204B Overview .. 70 Timing Specifications .. 11 Functional Overview ... 71 Absolute Maximum Ratings .. 13 JESD204B Link Establishment ... 71 Thermal Characteristics .. 13 Physical Layer (Driver) Outputs .. 73 ESD Caution .. 13 Setting Up the AD9695 Digital Interface ... 74 Pin Configuration and Function Descriptions ... 14 Deterministic Latency .. 80 Typical Performance Characteristics ... 16 Subclass 0 Operation .. 80 1300 MSPS ... 16 Subclass 1 Operation .. 80 625 MSPS ... 21 Multichip Synchronization .. 82 Equivalent Circuits ... 25 Normal Mode .. 82 Theory of Operation .. 27 Timestamp Mode ... 82 ADC Architecture .. 27 SYSREF± Input ... 84 Analog Input Considerations .. 27 SYSREF± Setup/Hold Window Monitor ... 86 Voltage Reference ... 30 Latency ... 88 DC Offset Calibration .. 30 End to End Total Latency .. 88 Clock Input Considerations .. 30 Example Latency Calculations.. 88 Power-Down/Standby Mode... 33 LMFC Referenced Latency .. 88 Temperature Diode .. 33 Test Modes ... 90 ADC Overrange and Fast Detect .. 34 ADC Test Modes .. 90 ADC Overrange .. 34 JESD204B Block Test Modes .. 91 Fast Threshold Detection (FD_A and FD_B) .. 34 Serial Port Interface (SPI) .. 93 ADC Application Modes and JESD204B Tx Converter Mapping Configuration Using the SPI ... 93 ... 35 Hardware Interface ... 93 Programmable Finite Impulse Response (FIR) Filters .. 37 SPI Accessible Features .. 93 Supported Modes.. 37 Memory Map .. 94 Programming Instructions .. 39 Reading the Memory Map Register Table ... 94 Digital Downconverter (DDC) ... 42 Memory Map Registers ... 95 DDC I/Q Input Selection .. 42 Applications Information .. 133 DDC I/Q Output Selection ... 42 Power Supply Recommendations ... 133 Rev. 0 | Page 2 of 135 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS—1300 MSPS AC SPECIFICATIONS—625 MSPS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS 1300 MSPS 625 MSPS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Absolute Maximum Input Swing Dither VOLTAGE REFERENCE DC OFFSET CALIBRATION CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay and Superfine Delay Adjust Clock Coupling Considerations Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) ADC APPLICATION MODES AND JESD204B Tx CONVERTER MAPPING PROGRAMMABLE FINITE IMPULSE RESPONSE (FIR) FILTERS SUPPORTED MODES PROGRAMMING INSTRUCTIONS DIGITAL DOWNCONVERTER (DDC) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION DDC FREQUENCY TRANSLATION DDC Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode NCO FTW/POW/MAW/MAB Coherent Mode NCO Channel Selection GPIO Level Control Mode GPIO Edge Control Mode Register Map Mode Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization NCO Multichip Synchronization at Startup NCO Multichip Synchronization During Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS HB4 Filter Description HB3 Filter Description HB2 Filter Description HB1 Filter Description TB2 Filter Description TB1 Filter Description FB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC MIXED DECIMATION SETTINGS DDC EXAMPLE CONFIGURATIONS SIGNAL MONITOR SPORT OVER JESD204B DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls Deemphasis Phase-Locked Loop (PLL) SETTING UP THEAD9695 DIGITAL INTERFACE Example Setup 1—Full Bandwidth Mode Example Setup 2—ADC with DDC Option (Two ADCs Plus Two DDCs) DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency registers MULTICHIP SYNCHRONIZATION NORMAL MODE TIMESTAMP MODE SYSREF± INPUT SYREF± Control Features SYSREF± SETUP/HOLD WINDOW MONITOR LATENCY END TO END TOTAL LATENCY EXAMPLE LATENCY CALCULATIONS LMFC REFERENCED LATENCY TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels Channel Specific Registers SPI Soft Reset MEMORY MAP REGISTERS APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS LAYOUT GUIDELINES AVDD1_SR (PIN 57) AND AGND_SR (PIN 56 AND PIN 60) OUTLINE DIMENSIONS ORDERING GUIDE
AD9695 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC General Description .. 42 Applications ... 1 DDC Frequency Translation ... 45 Functional Block Diagram .. 1 DDC Decimation Filters ... 53 Revision History ... 3 DDC Gain Stage ... 60 General Description ... 4 DDC Complex to Real Conversion ... 61 Product Highlights ... 4 DDC Mixed Decimation Settings .. 62 Specifications ... 5 DDC Example Configurations ... 64 DC Specifications ... 5 Signal Monitor .. 67 AC Specifications—1300 MSPS .. 6 SPORT Over JESD204B .. 68 AC Specifications—625 MSPS .. 8 Digital Outputs ... 70 Digital Specifications ... 9 Introduction to the JESD204B Interface ... 70 Switching Specifications .. 10 JESD204B Overview .. 70 Timing Specifications .. 11 Functional Overview ... 71 Absolute Maximum Ratings .. 13 JESD204B Link Establishment ... 71 Thermal Characteristics .. 13 Physical Layer (Driver) Outputs .. 73 ESD Caution .. 13 Setting Up the AD9695 Digital Interface ... 74 Pin Configuration and Function Descriptions ... 14 Deterministic Latency .. 80 Typical Performance Characteristics ... 16 Subclass 0 Operation .. 80 1300 MSPS ... 16 Subclass 1 Operation .. 80 625 MSPS ... 21 Multichip Synchronization .. 82 Equivalent Circuits ... 25 Normal Mode .. 82 Theory of Operation .. 27 Timestamp Mode ... 82 ADC Architecture .. 27 SYSREF± Input ... 84 Analog Input Considerations .. 27 SYSREF± Setup/Hold Window Monitor ... 86 Voltage Reference ... 30 Latency ... 88 DC Offset Calibration .. 30 End to End Total Latency .. 88 Clock Input Considerations .. 30 Example Latency Calculations.. 88 Power-Down/Standby Mode... 33 LMFC Referenced Latency .. 88 Temperature Diode .. 33 Test Modes ... 90 ADC Overrange and Fast Detect .. 34 ADC Test Modes .. 90 ADC Overrange .. 34 JESD204B Block Test Modes .. 91 Fast Threshold Detection (FD_A and FD_B) .. 34 Serial Port Interface (SPI) .. 93 ADC Application Modes and JESD204B Tx Converter Mapping Configuration Using the SPI ... 93 ... 35 Hardware Interface ... 93 Programmable Finite Impulse Response (FIR) Filters .. 37 SPI Accessible Features .. 93 Supported Modes.. 37 Memory Map .. 94 Programming Instructions .. 39 Reading the Memory Map Register Table ... 94 Digital Downconverter (DDC) ... 42 Memory Map Registers ... 95 DDC I/Q Input Selection .. 42 Applications Information .. 133 DDC I/Q Output Selection ... 42 Power Supply Recommendations ... 133 Rev. 0 | Page 2 of 135 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS—1300 MSPS AC SPECIFICATIONS—625 MSPS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS 1300 MSPS 625 MSPS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Absolute Maximum Input Swing Dither VOLTAGE REFERENCE DC OFFSET CALIBRATION CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay and Superfine Delay Adjust Clock Coupling Considerations Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) ADC APPLICATION MODES AND JESD204B Tx CONVERTER MAPPING PROGRAMMABLE FINITE IMPULSE RESPONSE (FIR) FILTERS SUPPORTED MODES PROGRAMMING INSTRUCTIONS DIGITAL DOWNCONVERTER (DDC) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION DDC FREQUENCY TRANSLATION DDC Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode NCO FTW/POW/MAW/MAB Coherent Mode NCO Channel Selection GPIO Level Control Mode GPIO Edge Control Mode Register Map Mode Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization NCO Multichip Synchronization at Startup NCO Multichip Synchronization During Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS HB4 Filter Description HB3 Filter Description HB2 Filter Description HB1 Filter Description TB2 Filter Description TB1 Filter Description FB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC MIXED DECIMATION SETTINGS DDC EXAMPLE CONFIGURATIONS SIGNAL MONITOR SPORT OVER JESD204B DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls Deemphasis Phase-Locked Loop (PLL) SETTING UP THEAD9695 DIGITAL INTERFACE Example Setup 1—Full Bandwidth Mode Example Setup 2—ADC with DDC Option (Two ADCs Plus Two DDCs) DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency registers MULTICHIP SYNCHRONIZATION NORMAL MODE TIMESTAMP MODE SYSREF± INPUT SYREF± Control Features SYSREF± SETUP/HOLD WINDOW MONITOR LATENCY END TO END TOTAL LATENCY EXAMPLE LATENCY CALCULATIONS LMFC REFERENCED LATENCY TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels Channel Specific Registers SPI Soft Reset MEMORY MAP REGISTERS APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS LAYOUT GUIDELINES AVDD1_SR (PIN 57) AND AGND_SR (PIN 56 AND PIN 60) OUTLINE DIMENSIONS ORDERING GUIDE