Datasheet LTM9004 (Analog Devices) - 7

FabricanteAnalog Devices
Descripción14-Bit Direct Conversion Receiver Subsystem
Páginas / Página28 / 7 — power. requireMenTs The. denotes the specifications which apply over the …
Formato / tamaño de archivoPDF / 1.7 Mb
Idioma del documentoInglés

power. requireMenTs The. denotes the specifications which apply over the full operating temperature

power requireMenTs The denotes the specifications which apply over the full operating temperature

Línea de modelo para esta hoja de datos

Versión de texto del documento

LTM9004
power requireMenTs The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. Unless otherwise noted, VCC1 = VCC2 = 5V, VDD = OVDD = 3V. VCC3 = 3V (LTM9004- AC, LTM9004-AD), VCC3 = 5V (LTM9004-AA, LTM9004-AB) (Note 3) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
PD(SLEEP) Sleep Power MIXENABLE = AMPxENABLE = 0V, 7 mW ADCSHDN = 3V, OE = 3V, No CLK PD(NAP) Nap Mode Power MIXENABLE = AMPxENABLE = 0V, 33 mW ADCSHDN = 3V, OE = 0V, No CLK PD(TOTAL) Total Power Dissipation LTM9004-AA, LTM9004_AB, 1.83 W MIXENABLE = AMP1ENABLE = AMP2ENABLE = 5V, ADCSHDN = 0V, fSAMPLE = MAX LTM9004-AC, LTM9004-AD 1.83 W MIXENABLE = AMP1ENABLE = 5V, AMP2ENABLE = 3V, ADCSHDN = 0V, fSAMPLE = MAX
Ti Ming characTerisTics The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. Unless otherwise noted, VCC1 = VCC2 = 5V, VDD = OVDD = 3V. VCC3 = 3V (LTM9004- AC, LTM9004-AD), VCC3 = 5V (LTM9004-AA, LTM9004-AB) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
fS Sampling Frequency l 1 125 MHz tL CLK Low Time Duty Cycle Stabilizer Off (Note 6) l 3.8 4 500 ns Duty Cycle Stabilizer Off (Note 6) l 3 4 500 ns tH CLK High Time Duty Cycle Stabilizer Off (Note 6) l 3.8 4 500 ns Duty Cycle Stabilizer Off (Note 6) l 3 4 500 ns tJITTER Sample-and-Hold Acquisition Delay Time Jitter 0.2 psRMS tAP Sample-and-Hold Aperture Delay 0 ns tD CLK to DATA delay CL = 5pF (Note 6) l 1.4 2.7 5.4 ns DATA to CLKOUT Skew (tD - tC) (Note 6) l –0.6 0 0.6 ns tC MUX to DATA Delay CL = 5pF (Note 6) l 1.4 2.7 5.4 ns DATA Access Time After OE↓ CL = 5pF (Note 6) l 4.3 10 ns BUS Relinquish Time (Note 6) l 3.3 8.5 ns Pipeline Latency 5 Cycles
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 4:
Integral nonlinearity is defined as the deviation of a code from a may cause permanent damage to the device. Exposure to any Absolute straight line passing through the actual endpoints of the transfer curve. Maximum Rating condition for extended periods may affect device The deviation is measured from the center of the quantization band. reliability and lifetime.
Note 5:
DC offset voltage is defined as the DC voltage corresponding to
Note 2:
All voltage values are with respect to ground with GND and OGND the output code with LO signal applied, but no RF signal. wired together (unless otherwise noted).
Note 6:
Guaranteed by design, not subject to test.
Note 3:
fSAMPLE = 125MHz, CLKI = CLKQ unless otherwise noted. 9004fa For more information www.linear.com/LTM9004 7 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Order Information Pin Configuration Electrical Characteristics Dynamic Accuracy Converter Characteristics Digital Inputs and Outputs Power Requirements Timing Characteristics Timing Diagrams Typical Performance Characteristics Pin Functions Block Diagram Operation Applications Information Package Description Revision History Typical Application Related Parts