Datasheet LTM9004 (Analog Devices)

FabricanteAnalog Devices
Descripción14-Bit Direct Conversion Receiver Subsystem
Páginas / Página28 / 1 — FeaTures. DescripTion. Integrated Dual 14-Bit, High-Speed ADC, Lowpass. …
Formato / tamaño de archivoPDF / 1.7 Mb
Idioma del documentoInglés

FeaTures. DescripTion. Integrated Dual 14-Bit, High-Speed ADC, Lowpass. Filter, Differential Gain Stages and I/Q Demodulator

Datasheet LTM9004 Analog Devices

Línea de modelo para esta hoja de datos

Versión de texto del documento

LTM9004 14-Bit Direct Conversion Receiver Subsystem
FeaTures DescripTion
n
Integrated Dual 14-Bit, High-Speed ADC, Lowpass
The LTM®9004 is a 14-bit direct conversion receiver sub-
Filter, Differential Gain Stages and I/Q Demodulator
system. Utilizing an integrated system in a package (SiP) n
Lowpass Filter for Each ADC Channel
technology, the LTM9004 is a μModule® receiver that
1.92MHz (LTM9004-AA)
includes a dual high speed 14-bit A/D converter, lowpass
4.42MHz (LTM9004-AB)
filter, differential gain stages and a quadrature demodula-
9.42MHz (LTM9004-AC)
tor. Contact Linear Technology regarding customization.
20MHz (LTM9004-AD)
The LTM9004 is perfect for zero-IF communications n
RF Input Frequency Range: 0.7GHz to 2.7GHz
applications, with AC performance that includes 76dB n
50Ω Single-Ended RF and LO Ports
SNR and 63.5dB spurious free dynamic range (SFDR). n
I/Q Gain Mismatch: 0.2dB Typical
The entire chain is DC-coupled and provides access for n
I/Q Phase Mismatch: 1.5 Deg Typical
DC offset adjustment. The integrated on-chip broadband n
Voltage-Adjustable Demodulator DC Offsets
transformers provide 50Ω single-ended interfaces at the n 76dB/1.92MHz SNR (LTM9004-AA) RF and LO inputs. n 63.5dB SFDR (LTM9004-AA) n Clock Duty Cycle Stabilizer A 5V supply powers the mixer and first amplifier for n Low Power: 1.83W minimal distortion while a 3V supply allows low power n Shutdown and Nap Modes ADC operation. A separate supply allows the outputs to n 15mm × 22mm LGA Package drive 0.5V to 3.3V logic. An optional multiplexer allows both channels to share a digital output bus. An optional clock duty cycle stabilizer allows high performance at full
applicaTions
n speed for a wide range of clock duty cycles. Telecommunications n Direct Conversion Receivers L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. µModule is a registered trademark of Linear Technology Corporation. n Cellular Basestations All other trademarks are the property of their respective owners.
Typical applicaTion
V
LTM9004-AA: 64k Point FFT
CC1 = 5V VCC3 = 3V VCC2 VDD
fIN = 1950.5MHz, –1dBFS SENSE = VDD
OVDD 0.5V TO 0 3.6V –10 –20 I –30 ADC –40 0° CLKOUT LNA –50 HD2 ADC CLK –60 MUX –70 HD3 OF 90° AMPLITUDE (dBFS) –80 ADC –90 Q –100 –110 OFFSET ADJUST OGND –120 0 4 8 12 16 20 LTM9004-AD FREQUENCY (MHz) DC OFFSET LO GND 9004 TA01b CONTROL 2 DAC 9004 TA01 9004fa For more information www.linear.com/LTM9004 1 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Order Information Pin Configuration Electrical Characteristics Dynamic Accuracy Converter Characteristics Digital Inputs and Outputs Power Requirements Timing Characteristics Timing Diagrams Typical Performance Characteristics Pin Functions Block Diagram Operation Applications Information Package Description Revision History Typical Application Related Parts