Datasheet AD7982 (Analog Devices) - 6

FabricanteAnalog Devices
Descripción18-Bit, 1 MSPS PulSAR 7 mW ADC in MSOP/LFCSP
Páginas / Página25 / 6 — Data Sheet. AD7982. TIMING SPECIFICATIONS. Table 4. Parameter. Symbol Min …
RevisiónD
Formato / tamaño de archivoPDF / 2.5 Mb
Idioma del documentoInglés

Data Sheet. AD7982. TIMING SPECIFICATIONS. Table 4. Parameter. Symbol Min Typ Max Unit. 500µA. Y% VIO1. X% VIO1. tDELAY. V 2. TO SDO. 1.4V. VIH

Data Sheet AD7982 TIMING SPECIFICATIONS Table 4 Parameter Symbol Min Typ Max Unit 500µA Y% VIO1 X% VIO1 tDELAY V 2 TO SDO 1.4V VIH

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 6 link to page 6
Data Sheet AD7982 TIMING SPECIFICATIONS
TA = −40°C to +85°C, VDD = 2.37 V to 2.63 V, VIO = 2.3 V to 5.5 V, unless otherwise noted.1
Table 4. Parameter Symbol Min Typ Max Unit
Conversion Time: CNV Rising Edge to Data Available tCONV 500 710 ns Acquisition Time tACQ 290 ns Time Between Conversions tCYC 1000 ns CNV Pulse Width (CS Mode) tCNVH 10 ns SCK Period (CS Mode) tSCK VIO Above 4.5 V 10.5 ns VIO Above 3 V 12 ns VIO Above 2.7 V 13 ns VIO Above 2.3 V 15 ns SCK Period (Chain Mode) tSCK VIO Above 4.5 V 11.5 ns VIO Above 3 V 13 ns VIO Above 2.7 V 14 ns VIO Above 2.3 V 16 ns SCK Low Time tSCKL 4.5 ns SCK High Time tSCKH 4.5 ns SCK Falling Edge to Data Remains Valid tHSDO 3 ns SCK Falling Edge to Data Valid Delay tDSDO VIO Above 4.5 V 9.5 ns VIO Above 3 V 11 ns VIO Above 2.7 V 12 ns VIO Above 2.3 V 14 ns CNV or SDI Low to SDO D15 MSB Valid (CS Mode) tEN VIO Above 3 V 10 ns VIO Above 2.3 V 15 ns CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode) tDIS 20 ns SDI Valid Setup Time from CNV Rising Edge tSSDICNV 5 ns SDI Valid Hold Time from CNV Rising Edge (CS Mode) tHSDICNV 2 ns SDI Valid Hold Time from CNV Rising Edge (Chain Mode) tHSDICNV 0 ns SCK Valid Setup Time from CNV Rising Edge (Chain Mode) tSSCKCNV 5 ns SCK Valid Hold Time from CNV Rising Edge (Chain Mode) tHSCKCNV 5 ns SDI Valid Setup Time from SCK Falling Edge (Chain Mode) tSSDISCK 2 ns SDI Valid Hold Time from SCK Falling Edge (Chain Mode) tHSDISCK 3 ns SDI High to SDO High (Chain Mode with Busy Indicator) tDSDOSDI 15 ns 1 See Figure 2 and Figure 3 for load conditions.
500µA I Y% VIO1 OL X% VIO1 tDELAY tDELAY V 2 2 TO SDO 1.4V IH VIH 2 2 C V V L IL IL 20pF 1FOR VIO ≤ 3.0V, X = 90, AND Y = 10; FOR VIO > 3.0V, X = 70, AND Y = 30.
3 2 00
500µA I
00
2MINIMUM V
3-
OH
3-
IH AND MAXIMUM VIL USED. SEE DIGITAL INPUTS
51 51
SPECIFICATIONS IN TABLE 3.
06 06 Figure 2. Load Circuit for Digital Interface Timing Figure 3. Voltage Levels for Timing Rev. C | Page 5 of 24 Document Outline Features Applications Application Diagram Example General Description Table of Contents Revision History Specifications Timing Specifications Absolute Maximum Ratings ESD Caution Pin Configurations and Function Descriptions Terminology Typical Performance Characteristics Theory of Operation Circuit Information Converter Operation Transfer Functions Typical Connection Diagram Analog Inputs Driver Amplifier Choice Single-to-Differential Driver Voltage Reference Input Power Supply Digital Interface CS Mode, 3-Wire Without Busy Indicator CS Mode, 3-Wire with Busy Indicator CS Mode, 4-Wire Without Busy Indicator CS Mode, 4-Wire with Busy Indicator Chain Mode Without Busy Indicator Chain Mode with Busy Indicator Application Hints Layout Evaluating AD7982 Performance Outline Dimensions Ordering Guide