Datasheet 74HC590 - 9
| Descripción | 8-bit binary counter with output register; 3-state |
| Páginas / Página | 21 / 9 — NXP Semiconductors. 74HC590. 8-bit binary counter with output register; … |
| Formato / tamaño de archivo | PDF / 502 Kb |
| Idioma del documento | Inglés |
NXP Semiconductors. 74HC590. 8-bit binary counter with output register; 3-state. 10. Dynamic characteristics. Table 7
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 14 link to page 11 link to page 10 link to page 11 link to page 12 link to page 12 link to page 10 link to page 12 link to page 10 link to page 11 link to page 11 link to page 12 link to page 13 link to page 13
NXP Semiconductors 74HC590 8-bit binary counter with output register; 3-state 10. Dynamic characteristics Table 7. Dynamic characteristics
GND (ground = 0 V); for test circuit see Figure 15.
Symbol Parameter Conditions 25
°
C
−
40
°
C to +85
°
C
−
40
°
C to +125
°
C Unit Min Typ Max Min Max Min Max
tpd propagation CPC to RCO; see Figure 9 [1] delay VCC = 2.0 V - 52 150 - 190 - 230 ns VCC = 4.5 V - 19 30 - 38 - 45 ns VCC = 6.0 V - 15 26 - 33 - 40 ns CPR to Qn; see Figure 10 VCC = 2.0 V - 50 140 - 175 - 210 ns VCC = 4.5 V - 17 28 - 35 - 42 ns VCC = 6.0 V - 14 24 - 30 - 36 ns tPLH LOW to HIGH MRC to RCO; see Figure 11 propagation VCC = 2.0 V - 53 130 - 165 - 200 ns delay VCC = 4.5 V - 18 26 - 33 - 40 ns VCC = 6.0 V - 14 22 - 28 - 34 ns ten enable time OE to Qn; see Figure 12 [2] VCC = 2.0 V - 28 105 - 130 - 160 ns VCC = 4.5 V - 13 21 - 26 - 32 ns VCC = 6.0 V - 11 18 - 22 - 27 ns tdis disable time OE to Qn; see Figure 12 [3] VCC = 2.0 V - 28 105 - 130 - 160 ns VCC = 4.5 V - 13 21 - 26 - 32 ns VCC = 6.0 V - 11 18 - 22 - 27 ns tW pulse width CPC and CPR; HIGH or LOW; see Figure 9 and Figure 10 VCC = 2.0 V 100 24 - 125 - 145 - ns VCC = 4.5 V 20 9 - 25 - 29 - ns VCC = 6.0 V 17 8 - 21 - 25 - ns MRC; LOW; see Figure 11 VCC = 2.0 V 75 28 - 95 - 110 - ns VCC = 4.5 V 15 8 - 19 - 22 - ns VCC = 6.0 V 13 6 - 16 - 19 - ns tsu set-up time CPC to CPR; see Figure 14 VCC = 2.0 V 100 46 - 125 - 150 - ns VCC = 4.5 V 20 14 - 25 - 30 - ns VCC = 6.0 V 17 10 - 21 - 26 - ns CE to CPC; see Figure 13 VCC = 2.0 V 100 44 - 125 - 150 - ns VCC = 4.5 V 20 11 - 25 - 30 - ns VCC = 6.0 V 17 9 - 21 - 26 - ns 74HC590_2 © NXP B.V. 2009. All rights reserved.
Product data sheet Rev. 02 — 28 April 2009 9 of 21
Document Outline 1. General description 2. Features 3. Ordering information 4. Functional diagram 5. Pinning information 5.1 Pinning 5.2 Pin description 6. Functional description 7. Limiting values 8. Recommended operating conditions 9. Static characteristics 10. Dynamic characteristics 11. Waveforms 12. Package outline 13. Abbreviations 14. Revision history 15. Legal information 15.1 Data sheet status 15.2 Definitions 15.3 Disclaimers 15.4 Trademarks 16. Contact information 17. Contents
NXP Semiconductors 74HC590 8-bit binary counter with output register; 3-state 10. Dynamic characteristics Table 7. Dynamic characteristics
GND (ground = 0 V); for test circuit see Figure 15.
Symbol Parameter Conditions 25
°
C
−
40
°
C to +85
°
C
−
40
°
C to +125
°
C Unit Min Typ Max Min Max Min Max
tpd propagation CPC to RCO; see Figure 9 [1] delay VCC = 2.0 V - 52 150 - 190 - 230 ns VCC = 4.5 V - 19 30 - 38 - 45 ns VCC = 6.0 V - 15 26 - 33 - 40 ns CPR to Qn; see Figure 10 VCC = 2.0 V - 50 140 - 175 - 210 ns VCC = 4.5 V - 17 28 - 35 - 42 ns VCC = 6.0 V - 14 24 - 30 - 36 ns tPLH LOW to HIGH MRC to RCO; see Figure 11 propagation VCC = 2.0 V - 53 130 - 165 - 200 ns delay VCC = 4.5 V - 18 26 - 33 - 40 ns VCC = 6.0 V - 14 22 - 28 - 34 ns ten enable time OE to Qn; see Figure 12 [2] VCC = 2.0 V - 28 105 - 130 - 160 ns VCC = 4.5 V - 13 21 - 26 - 32 ns VCC = 6.0 V - 11 18 - 22 - 27 ns tdis disable time OE to Qn; see Figure 12 [3] VCC = 2.0 V - 28 105 - 130 - 160 ns VCC = 4.5 V - 13 21 - 26 - 32 ns VCC = 6.0 V - 11 18 - 22 - 27 ns tW pulse width CPC and CPR; HIGH or LOW; see Figure 9 and Figure 10 VCC = 2.0 V 100 24 - 125 - 145 - ns VCC = 4.5 V 20 9 - 25 - 29 - ns VCC = 6.0 V 17 8 - 21 - 25 - ns MRC; LOW; see Figure 11 VCC = 2.0 V 75 28 - 95 - 110 - ns VCC = 4.5 V 15 8 - 19 - 22 - ns VCC = 6.0 V 13 6 - 16 - 19 - ns tsu set-up time CPC to CPR; see Figure 14 VCC = 2.0 V 100 46 - 125 - 150 - ns VCC = 4.5 V 20 14 - 25 - 30 - ns VCC = 6.0 V 17 10 - 21 - 26 - ns CE to CPC; see Figure 13 VCC = 2.0 V 100 44 - 125 - 150 - ns VCC = 4.5 V 20 11 - 25 - 30 - ns VCC = 6.0 V 17 9 - 21 - 26 - ns 74HC590_2 © NXP B.V. 2009. All rights reserved.
Product data sheet Rev. 02 — 28 April 2009 9 of 21
Document Outline 1. General description 2. Features 3. Ordering information 4. Functional diagram 5. Pinning information 5.1 Pinning 5.2 Pin description 6. Functional description 7. Limiting values 8. Recommended operating conditions 9. Static characteristics 10. Dynamic characteristics 11. Waveforms 12. Package outline 13. Abbreviations 14. Revision history 15. Legal information 15.1 Data sheet status 15.2 Definitions 15.3 Disclaimers 15.4 Trademarks 16. Contact information 17. Contents