Datasheet TPLD1201 (Texas Instruments) - 2
| Fabricante | Texas Instruments |
| Descripción | Programmable Logic Device With Eight General Purpose Input Or Outputs (GPIOs) |
| Páginas / Página | 67 / 2 — TPLD1201. www.ti.com. Table of Contents. 1 Features. 2 Applications. 8 … |
| Formato / tamaño de archivo | PDF / 2.6 Mb |
| Idioma del documento | Inglés |
TPLD1201. www.ti.com. Table of Contents. 1 Features. 2 Applications. 8 Application and Implementation. 3 Description
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 4 link to page 4 link to page 4 link to page 5 link to page 5 link to page 8 link to page 9 link to page 13 link to page 14 link to page 16 link to page 16 link to page 17 link to page 18 link to page 40 link to page 42 link to page 42 link to page 42 link to page 45 link to page 45 link to page 47 link to page 47 link to page 47 link to page 47 link to page 47 link to page 47 link to page 47 link to page 47 link to page 47 link to page 48 link to page 49 link to page 51
TPLD1201
SCPS287B – NOVEMBER 2023 – REVISED DECEMBER 2024
www.ti.com Table of Contents 1 Features
..1 7.4 Device Functional Modes..40
2 Applications
... 1
8 Application and Implementation
.. 42
3 Description
...1 8.1 Application Information... 42
4 Pin Configuration and Functions
...3 8.2 Typical Application.. 42
5 Specifications
.. 4 8.3 Power Supply Recommendations...45 5.1 Absolute Maximum Ratings.. 4 8.4 Layout... 45 5.2 ESD Ratings... 4
9 Device and Documentation Support
..47 5.3 Recommended Operating Conditions...4 9.1 Receiving Notification of Documentation Updates..47 5.4 Thermal Information ...5 9.2 Support Resources... 47 5.5 Electrical Characteristics...5 9.3 Trademarks...47 5.6 Supply Current Characteristics... 8 9.4 Electrostatic Discharge Caution..47 5.7 Switching Characteristics..9 9.5 Glossary..47 5.8 Typical Characteristics.. 13
10 Revision History
.. 47
6 Parameter Measurement Information
.. 14
11 Mechanical, Packaging, and Orderable 7 Detailed Description
..16
Information
.. 47 7.1 Overview... 16 11.1 Packaging Option Addendum... 48 7.2 Functional Block Diagram... 17 11.2 Tape and Reel Information.. 49 7.3 Feature Description...18 11.3 Mechanical Data... 51 2 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TPLD1201 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Pin Configuration and Functions 5 Specifications 5.1 Absolute Maximum Ratings 5.2 ESD Ratings 5.3 Recommended Operating Conditions 5.4 Thermal Information 5.5 Electrical Characteristics 5.6 Supply Current Characteristics 5.7 Switching Characteristics 5.8 Typical Characteristics 6 Parameter Measurement Information 7 Detailed Description 7.1 Overview 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 I/O Pins 7.3.2 Connection Mux 7.3.3 Configurable Use Logic Blocks 7.3.3.1 2-Bit LUT Macro-Cell 7.3.3.2 3-Bit LUT Macro-Cell 7.3.3.3 2-Bit LUT or D Flip-Flop or Latch Macro-Cell 7.3.3.4 3-Bit LUT or D Flip-Flop or Latch with Set or Reset Macro-Cell 7.3.3.5 3-Bit LUT or Pipe Delay Macro-cell 7.3.3.6 4-Bit LUT or 8-Bit Counter or Delay Macro-Cell 7.3.4 8-Bit Counters and Delay Generators (CNT/DLY) 7.3.4.1 Delay Mode 7.3.4.2 Edge Detector Mode 7.3.4.3 Reset Counter Mode 7.3.5 Programmable Deglitch Filter or Edge Detector Macro-cell 7.3.6 Selectable Frequency Oscillator 7.3.7 Analog Comparators (ACMP) 7.3.8 Voltage Reference (VREF) 7.4 Device Functional Modes 7.4.1 Power-On Reset 8 Application and Implementation 8.1 Application Information 8.2 Typical Application 8.2.1 Design Requirements 8.2.1.1 Power Considerations 8.2.1.2 Input Considerations 8.2.1.3 Output Considerations 8.2.2 Detailed Design Procedure 8.2.3 Application Curves 8.3 Power Supply Recommendations 8.4 Layout 8.4.1 Layout Guidelines 8.4.2 Layout Example 9 Device and Documentation Support 9.1 Receiving Notification of Documentation Updates 9.2 Support Resources 9.3 Trademarks 9.4 Electrostatic Discharge Caution 9.5 Glossary 10 Revision History 11 Mechanical, Packaging, and Orderable Information 11.1 Packaging Option Addendum 11.2 Tape and Reel Information 11.3 Mechanical Data
TPLD1201
SCPS287B – NOVEMBER 2023 – REVISED DECEMBER 2024
www.ti.com Table of Contents 1 Features
..1 7.4 Device Functional Modes..40
2 Applications
... 1
8 Application and Implementation
.. 42
3 Description
...1 8.1 Application Information... 42
4 Pin Configuration and Functions
...3 8.2 Typical Application.. 42
5 Specifications
.. 4 8.3 Power Supply Recommendations...45 5.1 Absolute Maximum Ratings.. 4 8.4 Layout... 45 5.2 ESD Ratings... 4
9 Device and Documentation Support
..47 5.3 Recommended Operating Conditions...4 9.1 Receiving Notification of Documentation Updates..47 5.4 Thermal Information ...5 9.2 Support Resources... 47 5.5 Electrical Characteristics...5 9.3 Trademarks...47 5.6 Supply Current Characteristics... 8 9.4 Electrostatic Discharge Caution..47 5.7 Switching Characteristics..9 9.5 Glossary..47 5.8 Typical Characteristics.. 13
10 Revision History
.. 47
6 Parameter Measurement Information
.. 14
11 Mechanical, Packaging, and Orderable 7 Detailed Description
..16
Information
.. 47 7.1 Overview... 16 11.1 Packaging Option Addendum... 48 7.2 Functional Block Diagram... 17 11.2 Tape and Reel Information.. 49 7.3 Feature Description...18 11.3 Mechanical Data... 51 2 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TPLD1201 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Pin Configuration and Functions 5 Specifications 5.1 Absolute Maximum Ratings 5.2 ESD Ratings 5.3 Recommended Operating Conditions 5.4 Thermal Information 5.5 Electrical Characteristics 5.6 Supply Current Characteristics 5.7 Switching Characteristics 5.8 Typical Characteristics 6 Parameter Measurement Information 7 Detailed Description 7.1 Overview 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 I/O Pins 7.3.2 Connection Mux 7.3.3 Configurable Use Logic Blocks 7.3.3.1 2-Bit LUT Macro-Cell 7.3.3.2 3-Bit LUT Macro-Cell 7.3.3.3 2-Bit LUT or D Flip-Flop or Latch Macro-Cell 7.3.3.4 3-Bit LUT or D Flip-Flop or Latch with Set or Reset Macro-Cell 7.3.3.5 3-Bit LUT or Pipe Delay Macro-cell 7.3.3.6 4-Bit LUT or 8-Bit Counter or Delay Macro-Cell 7.3.4 8-Bit Counters and Delay Generators (CNT/DLY) 7.3.4.1 Delay Mode 7.3.4.2 Edge Detector Mode 7.3.4.3 Reset Counter Mode 7.3.5 Programmable Deglitch Filter or Edge Detector Macro-cell 7.3.6 Selectable Frequency Oscillator 7.3.7 Analog Comparators (ACMP) 7.3.8 Voltage Reference (VREF) 7.4 Device Functional Modes 7.4.1 Power-On Reset 8 Application and Implementation 8.1 Application Information 8.2 Typical Application 8.2.1 Design Requirements 8.2.1.1 Power Considerations 8.2.1.2 Input Considerations 8.2.1.3 Output Considerations 8.2.2 Detailed Design Procedure 8.2.3 Application Curves 8.3 Power Supply Recommendations 8.4 Layout 8.4.1 Layout Guidelines 8.4.2 Layout Example 9 Device and Documentation Support 9.1 Receiving Notification of Documentation Updates 9.2 Support Resources 9.3 Trademarks 9.4 Electrostatic Discharge Caution 9.5 Glossary 10 Revision History 11 Mechanical, Packaging, and Orderable Information 11.1 Packaging Option Addendum 11.2 Tape and Reel Information 11.3 Mechanical Data