Datasheet ADRF5031 (Analog Devices) - 7
| Fabricante | Analog Devices |
| Descripción | 9 kHz to 20 GHz, Nonreflective, Silicon SPDT Switch |
| Páginas / Página | 12 / 7 — ADRF5031. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. Figure 3. Pin … |
| Formato / tamaño de archivo | PDF / 607 Kb |
| Idioma del documento | Inglés |
ADRF5031. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. Figure 3. Pin Configuration (Top View)
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 7 link to page 7 link to page 7 link to page 7 link to page 10 link to page 7 link to page 7 link to page 7 Data Sheet
ADRF5031 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Figure 3. Pin Configuration (Top View) Table 6. Pin Function Descriptions Pin No. Mnemonic Description
1, 2, 4, 5, 6, 7, 9, 10, 13, 16, 17, 19, 20 GND Ground. The GND pins must be connected to the RF and /DC ground of the PCB. 3 RFC RF Common Port. The RFC pin is DC-coupled to 0 V. No DC-blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 4 for the interface schematic. 8 RF1 RF Port 1. The RF1 pin is DC-coupled to 0 V. No DC-blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 4 for the interface schematic. 11 VDD Positive Supply Voltage. See Figure 6 for the interface schematic. 12 CTRL Control Input Voltage. See Figure 5 for the interface schematic. 14 EN Enable Input Voltage. See Table 7 for the truth table. See Figure 5 for the interface schematic. 15 VSS Negative Supply Voltage. See Figure 7 for the interface schematic. 18 RF2 RF Port 2. The RF2 pin is DC-coupled to 0 V. No DC-blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 4 for the interface schematic EPAD Exposed Pad. The exposed pad must be connected to the RF and DC ground of the PCB.
INTERFACE SCHEMATICS Figure 4. RFC, RF1, and RF2 Interface Schematic Figure 7. VSS Interface Schematic Figure 5. EN and CTRL Interface Schematic Figure 6. VDD Interface Schematic analog.com Rev. A | 7 of 12
Document Outline Features Applications Functional Block Diagram General Description Specifications Single-Supply Operation Absolute Maximum Ratings Thermal Resistance Power Derating Curve Electrostatic Discharge (ESD) Ratings ESD Ratings for the ADRF5031 ESD Caution Pin Configuration and Function Descriptions Interface Schematics Typical Performance Characteristics Insertion Loss, Return Loss, and Isolation Input Power Compression and Third-Order Intercept Theory of Operation RF Input and Output Power Supply Applications Information Recommendations for PCB Design Outline Dimensions Ordering Guide Evaluation Boards
ADRF5031 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Figure 3. Pin Configuration (Top View) Table 6. Pin Function Descriptions Pin No. Mnemonic Description
1, 2, 4, 5, 6, 7, 9, 10, 13, 16, 17, 19, 20 GND Ground. The GND pins must be connected to the RF and /DC ground of the PCB. 3 RFC RF Common Port. The RFC pin is DC-coupled to 0 V. No DC-blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 4 for the interface schematic. 8 RF1 RF Port 1. The RF1 pin is DC-coupled to 0 V. No DC-blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 4 for the interface schematic. 11 VDD Positive Supply Voltage. See Figure 6 for the interface schematic. 12 CTRL Control Input Voltage. See Figure 5 for the interface schematic. 14 EN Enable Input Voltage. See Table 7 for the truth table. See Figure 5 for the interface schematic. 15 VSS Negative Supply Voltage. See Figure 7 for the interface schematic. 18 RF2 RF Port 2. The RF2 pin is DC-coupled to 0 V. No DC-blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 4 for the interface schematic EPAD Exposed Pad. The exposed pad must be connected to the RF and DC ground of the PCB.
INTERFACE SCHEMATICS Figure 4. RFC, RF1, and RF2 Interface Schematic Figure 7. VSS Interface Schematic Figure 5. EN and CTRL Interface Schematic Figure 6. VDD Interface Schematic analog.com Rev. A | 7 of 12
Document Outline Features Applications Functional Block Diagram General Description Specifications Single-Supply Operation Absolute Maximum Ratings Thermal Resistance Power Derating Curve Electrostatic Discharge (ESD) Ratings ESD Ratings for the ADRF5031 ESD Caution Pin Configuration and Function Descriptions Interface Schematics Typical Performance Characteristics Insertion Loss, Return Loss, and Isolation Input Power Compression and Third-Order Intercept Theory of Operation RF Input and Output Power Supply Applications Information Recommendations for PCB Design Outline Dimensions Ordering Guide Evaluation Boards