Artificial Intelligence Microcontroller with Ultra-Low-Power Convolutional Neural Network Accelerator
Páginas / Página
47 /3 — link. to. page. 1. link. to. page. 1. link. to. page. 1. link. to. page. …
Formato / tamaño de archivo
PDF / 416 Kb
Idioma del documento
Inglés
link. to. page. 1. link. to. page. 1. link. to. page. 1. link. to. page. 2. link. to. page. 7. link. to. page. 7. link. to. page. 7. link. to. page. 7. link. to. page. 18. link. to. page. 19. link. to
link to page 1 link to page 1 link to page 1 link to page 2 link to page 7 link to page 7 link to page 7 link to page 7 link to page 18 link to page 19 link to page 19 link to page 21 link to page 21 link to page 22 link to page 22 link to page 27 link to page 27 link to page 28 link to page 32 link to page 32 link to page 32 link to page 34 link to page 34 link to page 34 link to page 34 link to page 34 link to page 34 link to page 35 link to page 36 link to page 36 link to page 36 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 38 link to page 38 link to page 39 MAX78000 Artificial Intelligence Microcontroller with Ultra-Low- Power Convolutional Neural Network Accelerator TABLE OF CONTENTS General Description. 1 Applications . 1 Benefits and Features . 1 Simplified Block Diagram . 2 Absolute Maximum Ratings. 7 Package Information . 7 81-CTBGA . 7 Electrical Characteristics . 7 Electrical Characteristics—SPI . 18 Electrical Characteristics—I2C . 19 Electrical Characteristics—I2S . 21 Electrical Characteristics—PCIF . 22 Electrical Characteristics—1-Wire Master . 22 Pin Configuration . 27 81 CTBGA . 27 Pin Description . 28 Detailed Description . 32 Arm Cortex-M4 with FPU Processor and RISC-V RV32 Processor. 32 Convolutional Neural Network Accelerator (CNN) . 32 Memory . 34 Internal Flash Memory. 34 Internal SRAM . 34 Comparators. 34 Dynamic Voltage Scaling (DVS) Controller . 34 Clocking Scheme . 34 General-Purpose I/O and Special Function Pins . 35 Parallel Camera Interface (PCIF) . 36 Analog-to-Digital Converter . 36 Single-Inductor Multiple-Output Switch-Mode Power Supply (SIMO SMPS) . 36 Power Management . 37 Power Management Unit. 37 ACTIVE Mode . 37 SLEEP Mode. 37 LOW POWER Mode (LPM). 37 MICRO POWER Mode (μPM) . 37 STANDBY Mode . 38 BACKUP Mode . 38 POWER DOWN Mode (PDM) . 39 www.maximintegrated.com Maxim Integrated | 3 Document Outline General Description Applications Benefits and Features Simplified Block Diagram Absolute Maximum Ratings Package Information 81-CTBGA Electrical Characteristics Electrical Characteristics (continued) Electrical Characteristics—SPI Electrical Characteristics—SPI (continued) Electrical Characteristics—I2C Electrical Characteristics—I2C (continued) Electrical Characteristics—I2S Electrical Characteristics—I2S (continued) Electrical Characteristics—PCIF Electrical Characteristics—1-Wire Master Electrical Characteristics—1-Wire Master (continued) Pin Configuration 81 CTBGA Pin Description 81 CTBGA Detailed Description Arm Cortex-M4 with FPU Processor and RISC-V RV32 Processor Convolutional Neural Network Accelerator (CNN) Memory Internal Flash Memory Internal SRAM Comparators Dynamic Voltage Scaling (DVS) Controller Clocking Scheme General-Purpose I/O and Special Function Pins Parallel Camera Interface (PCIF) Analog-to-Digital Converter Single-Inductor Multiple-Output Switch-Mode Power Supply (SIMO SMPS) Power Management Power Management Unit ACTIVE Mode SLEEP Mode LOW POWER Mode (LPM) MICRO POWER Mode (μPM) STANDBY Mode BACKUP Mode POWER DOWN Mode (PDM) Wakeup Sources Real-Time Clock Programmable Timers 32-Bit Timer/Counter/PWM (TMR, LPTMR) Watchdog Timer (WDT) Pulse Train Engine (PT) Serial Peripherals I2C Interface (I2C) I2S Interface (I2S) Serial Peripheral Interface (SPI) UART (UART, LPUART) 1-Wire Master (OWM) Standard DMA Controller Security AES True Random Number Generator (TRNG) Non-Deterministic Random Bit Generator (NDRBG) CRC Module Bootloader Secure Boot Debug and Development Interface (SWD, JTAG) Applications Information Bypass Capacitors Ordering Information Revision History