Datasheet UDA1330ATS (NXP) - 2

FabricanteNXP
DescripciónLow-cost stereo filter DAC
Páginas / Página23 / 2 — NXP Semiconductors. Product specification. Low-cost stereo filter DAC. …
Formato / tamaño de archivoPDF / 169 Kb
Idioma del documentoInglés

NXP Semiconductors. Product specification. Low-cost stereo filter DAC. UDA1330ATS. FEATURES. General. APPLICATIONS

NXP Semiconductors Product specification Low-cost stereo filter DAC UDA1330ATS FEATURES General APPLICATIONS

Línea de modelo para esta hoja de datos

Versión de texto del documento

NXP Semiconductors Product specification Low-cost stereo filter DAC UDA1330ATS FEATURES General
• Low power consumption • Power supply voltage from 2.7 to 5.5 V • Selectable control via L3 microcontroller interface or via static pin control • System clock frequencies of 256fs, 384fs and 512fs selectable via L3 interface or 256fs and 384fs via static pin control
APPLICATIONS
• Supports sampling frequencies (fs) from 8 to 55 kHz • PC audio applications • Integrated digital filter plus non inverting • Car radio applications. Digital-to-Analog Converter (DAC) • No analog post filtering required for DAC
GENERAL DESCRIPTION
• Slave mode only applications • The UDA1330ATS is a single-chip stereo DAC employing Easy application bitstream conversion techniques. • Small package size (SSOP16) The UDA1330ATS supports the I2S-bus data format with • TTL tolerant input pads word lengths of up to 20 bits, the MSB-justified data format • Pin and function compatible with the UDA1320ATS. with word lengths of up to 20 bits and the LSB-justified serial data format with word lengths of 16, 18 and 20 bits.
Multiple format input interface
The UDA1330ATS can be used in two modes: L3 mode or • L3 mode: I2S-bus, MSB-justified or LSB-justified the static pin mode. 16, 18 and 20 bits format compatible In the L3 mode, all digital sound processing features must • Static pin mode: I2S-bus and LSB-justified be controlled via the L3 interface, including the selection of 16, 18 and 20 bits format compatible the system clock setting. • 1fs input format data rate. In the two static modes, the UDA1330ATS can be operated in the 256f
DAC digital sound processing
s and 384fs system clock mode. Muting, de-emphasis for 44.1 kHz and four digital input • Digital logarithmic volume control in L3 mode formats (I2S-bus or LSB-justified 16, 18, and 20 bits) can • Digital de-emphasis for 32, 44.1 and 48 kHz sampling be selected via static pins. The L3 interface cannot be frequencies in L3 mode or 44.1 kHz sampling frequency used in this application mode, so volume control is not in static pin mode available in this mode. • Soft mute control both in static pin mode and L3 mode.
Advanced audio configuration
• Stereo line output (volume control in L3 mode) • High linearity, wide dynamic range and low distortion.
ORDERING INFORMATION PACKAGE TYPE NUMBER NAME DESCRIPTION VERSION
UDA1330ATS SSOP16 plastic shrink small outline package; 16 leads; body width 4.4 mm SOT369-1 2001 Feb 02 2 Document Outline Features General Multiple format input interface DAC digital sound processing Advanced audio configuration Applications General description Ordering information Quick reference data Block diagram Pinning Functional description System clock Application modes Multiple format input interface Interpolation filter (DAC) Noise shaper Filter stream DAC Pin compatibility L3 interface Address mode Data transfer mode Registers Programming the features Limiting values Handling Thermal characteristics Quality specification DC characteristics AC characteristics Timing Application information Package outline Soldering Introduction to soldering surface mount packages Reflow soldering Wave soldering Manual soldering Suitability of surface mount IC packages for wave and reflow soldering methods Data sheet status Disclaimers