Datasheet ADG528F (Analog Devices) - 3

link to page 12 link to page 12 link to page 12 link to page 12 link to page 12 link to page 12 link to page 13 link to page 13 link to page 13 link to page 13 link to page 4
ADG528F SPECIFICATIONS DUAL SUPPLY
VDD = +15 V ± 10%, VSS = −15 V ± 10%, GND = 0 V, unless otherwise noted.
Table 1. B Version Parameter +25°C −40°C to +85°C Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range VSS + 3 V min VDD − 1.5 V max RON 300 350 Ω typ −10 V ≤ VS ≤ +10 V, IS = 1 mA; VDD = +15 V ± 10%, VSS = −15 V ± 10% 400 Ω max −10 V ≤ VS ≤ +10 V, IS = 1 mA; VDD = +15 V ± 5%, VSS = −15 V ± 5% RON Drift 0.6 %/°C typ VS = 0 V, IS = 1 mA RON Match 5 % max VS = 0 V, IS = 1 mA LEAKAGE CURRENTS Source Off Leakage IS (Off ) ±0.02 nA typ VD = ±10 V, VS = +10 V; ±1 ±50 nA max See Figure 19 Drain Off Leakage ID (Off ) ±0.04 nA typ VD = ±10 V, VS = +10 V; ±1 ±60 nA max See Figure 20 Channel On Leakage ID, IS (On) ±0.04 nA typ VS = VD = ± 10 V; ±1 ±60 nA max See Figure 21 FAULT Output Leakage Current ±0.02 nA typ VS = ±33 V, VD = 0 V, see Figure 20 (With Overvoltage) ±2 ±2 μA max Input Leakage Current ±0.005 μA typ VS = ±25 V, VD = +10 V, see Figure 22 (With Overvoltage) ±2 μA max Input Leakage Current ±0.001 μA typ VS = ±25 V, VD = VEN = A0, A1, A2 = 0 V (With Power Supplies Off ) ±2 μA max See Figure 23 DIGITAL INPUTS Input High Voltage, VINH 2.4 V min Input Low Voltage, VINL 0.8 V max Input Current, IINL or IINH ±1 μA max VIN = 0 or VDD CIN, Digital Input Capacitance 5 pF typ DYNAMIC CHARACTERISTICS1 tTRANSITION 200 ns typ RL = 1 MΩ, CL = 35 pF; 300 400 ns max VS1 = ±10 V, VS8 = +10 V; see Figure 24 tOPEN 50 ns typ RL = 1 kΩ, CL = 35 pF; 25 10 ns min VS = 5 V; see Figure 25 tON (EN, WR) 200 ns typ RL = 1 kΩ, CL = 35 pF; 250 400 ns max VS = 5 V; see Figure 26 tOFF (EN, RS) 200 ns typ RL = 1 kΩ, CL = 35 pF; tSETT, Settling Time 250 400 ns max VS = 5 V; see Figure 26 0.1% 1 μs typ RL = 1 kΩ, CL = 35 pF; 0.01% 2.5 μs typ VS = 5 V tW, Write Pulse Width 100 120 ns min tS, Address, Enable Setup Time 100 ns min tH, Address, Enable Hold Time 10 ns min tRS, Reset Pulse Width 100 ns min Rev. F | Page 3 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DUAL SUPPLY TRUTH TABLE TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION TEST CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE