Datasheet MC10EL31, MC100EL31 (ON Semiconductor) - 4

FabricanteON Semiconductor
Descripción5 V ECL D Flip‐Flop with Set and Reset
Páginas / Página8 / 4 — MC10EL31, MC100EL31. Table 7. 100EL SERIES NECL DC CHARACTERISTICS. −40. …
Revisión8
Formato / tamaño de archivoPDF / 200 Kb
Idioma del documentoInglés

MC10EL31, MC100EL31. Table 7. 100EL SERIES NECL DC CHARACTERISTICS. −40. Symbol. Characteristic. Min. Typ. Max. Unit

MC10EL31, MC100EL31 Table 7 100EL SERIES NECL DC CHARACTERISTICS −40 Symbol Characteristic Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 4 link to page 4 link to page 4 link to page 4
MC10EL31, MC100EL31 Table 7. 100EL SERIES NECL DC CHARACTERISTICS
(VCC = 0 V; VEE = −5.0 V (Note 1))
−40
°
C 25
°
C 85
°
C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit
IEE Power Supply Current 27 32 27 32 31 37 mA VOH Output HIGH Voltage (Note 2) −1085 −1005 −880 −1025 −955 −880 −1025 −955 −880 mV VOL Output LOW Voltage (Note 2) −1830 −1695 −1555 −1810 −1705 −1620 −1810 −1705 −1620 mV VIH Input HIGH Voltage −1165 −880 −1165 −880 −1165 −880 mV VIL Input LOW Voltage −1810 −1475 −1810 −1475 −1810 −1475 mV IIH Input HIGH Current 150 150 150 mA IIL Input LOW Current 0.5 0.5 0.5 mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 1. Input and output parameters vary 1:1 with VCC. VEE can vary +0.8 V / −0.5 V. 2. Outputs are terminated through a 50 ohm resistor to VCC−2 volts.
Table 8. AC CHARACTERISTICS
(VCC = 5.0 V; VEE = 0 V or VCC = 0 V; VEE = −5.0 V (Note 1))
−40
°
C 25
°
C 85
°
C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit
fmax Maximum Toggle Frequency 2.0 2.5 2.2 2.8 2.2 2.8 GHz tPLH Propagation Delay ps tPHL to Output CLK 315 465 630 375 475 590 430 530 645 S, R 295 455 630 355 465 590 400 510 645 tS Setup Time 150 0 150 0 150 0 ps tH Hold Time 250 100 250 100 250 100 tRR Set/Reset Recovery 400 200 400 200 400 200 ps tPW Minimum Pulse Width ps CLK, Set, Reset 400 400 400 tJITTER Cycle-to-Cycle Jitter TBD TBD TBD ps tr Output Rise/Fall Times Q 100 225 350 100 225 350 100 225 350 ps tf (20% − 80%) NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 1. 10 Series: VEE can vary +0.25 V / −0.5 V. 100 Series: VEE can vary +0.8 V / −0.5 V. Q Zo = 50 W D Driver Receiver Device Device Q Zo = 50 W D 50 W 50 W VTT VTT = VCC − 3.0 V
Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D − Termination of ECL Logic Devices) www.onsemi.com 4