Datasheet ADIN1110 (Analog Devices) - 10

link to page 14 link to page 15 link to page 15 link to page 11
ADIN1110 Preliminary Technical Data Pin No. Mnemonic1 Description RESET
5 RESET_N Active low input. Hold low for >10 μs. RESET_N does not require a pull-up resistor as there is an internal pull-up already in place.
MEDIA DEPENDENT INTERFACE (MDI)
15 TXP Transmit Positive pin. 12 TXN Transmit Negative pin. 14 RXP Receive Positive pin. 13 RXN Receive Negative pin.
CONFIGURATION/STATUS
4 LINK_ST Link Status output to indicate whether a valid link has been established. LINK_ST is active high. 3 LED_0 Programmable LED indicator for general purpose LED. The LED is active low. By default, LED is disabled. This is subject to change. A common configuration is for the LED to turn on when a link is established. See the LED Link section. 33 SWPD_ENB2 Software Powerdown Configuration. Set low to configure PHY to enter Software Powerdown mode after power-up/reset. See Table 8. 31 TX2P4_ENB2 Transmit Level Amplitude hardware configuration pin. Set high for 1.0 V pk-pk transmit amplitude only, set low to support both 1.0 V pk-pk and 2.4 V pk-pk transmit amplitude. See Table 10.
LDOs, REFERENCE
18 CEXT_1 External decoupling for reference used in analog circuit. Connect a 4.7 μF cap to ground as close as possible to this pin. 19 CEXT_2 External decoupling for LDO circuit. Connect a 0.1 μF cap to ground as close as possible to this pin. 20 CEXT_3 External decoupling for LDO circuit. Connect a 1 μF cap to ground as close as possible to this pin. 21 CEXT_4 External decoupling for LDO circuit. Connect a 1 μF cap to ground as close as possible to this pin.
POWER AND GROUND PINS
16, 17 AVDD_H Analog supply voltage for the various analog circuits in the device. This supply rail can be supplied by 1.8 V to 3.3 V depending on the transmit level configuration. If AVDD_H is 3.3 V both 1.0 V pk-pk and 2.4V pk-pk transmit operating modes are supported. If AVDD_H is 1.8 V only 1.0 V pk-pk transmit operating mode is supported. Connect 0.1 μF and 0.01 μF capacitors to GND as close as possible to this pin. 22 AVDD_L Analog supply voltage for the internal LDOs. This supply rail can be supplied by 1.8V to 3.3 V. It could be connected direct to the AVDD_H rail in long reach applications or to an alternative lower voltage rail when the device is configured with dual supplies for lower power consumption. Connect 0.1 μF and 0.01 μF capacitors to GND as close as possible to this pin. 35 VDDIO 3.3V/2.5V/1.8V digital power for SPI interface. Connect 0.1 μF and 0.01μF capacitors to GND as close as possible to the pin. 24 DVDD_1P1 Input pin for 1.1 V DVDD_1P1 supply rail. When using the internal LDO, connect this pin directly to the DLDO_1P1 pin. Alternatively, an external 1.1 V rail can be provided to the pin for greater power efficiency. Connect 0.1 μF capacitor to GND as close as possible to the pin. 23 DLDO_1P1 Digital Core 1.1 V power supply output pin. Connect 0.68 μF capacitor to GND as close as possible to the pin. When using the internal LDO, connect this pin directly to the DVDD_1P1 pin. 6 RSVD Reserved. On first samples this pin must be connected to GND through a 10kΩ pull-down resistor. This pin will be 2nd LED output on final product. EP Exposed Pad. This is the GND paddle and it must be connected to GND. The LFCSP package has an exposed pad that must be soldered to a metal plate on the PCB for mechanical reasons and to GND. A 4 × 4 array of thermal vias beneath the exposed GND pad is also recommended.
OTHER PINS
10, 11, 28, 32, NC No connect. These pins must be left open-circuit. 34, 36, 39 Rev. PrA | Page 10 of 73 Document Outline Features Applications General Description Functional Block Diagram Specifications Timing Characteristics Power-Up Timing SPI Serial Interface Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Theory of Operation Power Supply Domains MAC Interrupt (INT_N) Auto-Negotiation Transmit Amplitude Resolution Master/Slave Resolution MDI Interface Reset Operation Power-On Reset Hardware Reset Software Reset MAC Subsystem Reset PHY Subsystem Reset LED Link Link Status Pin Powerdown Modes Hardware Powerdown Mode Software Powerdown Mode Hardware Configuration Pins Hardware Configuration Pin Functions Software Powerdown after Reset Master/Slave Preference Transmit Amplitude 8-Bit SPI CRC Bringing Up 10BASE-T1L Links Unmanaged PHY Operation Managed PHY Operation Power-up and Reset Complete Configuring the Part for Linking Advertisement of Transmit Level Operating Mode Advertisement of Master/Slave Successful Completion of Auto-Negotiation Link Status On-Chip Diagnostics Loopback Modes PMA Loopback PCS Loopback MAC Interface Loopback MAC Interface Remote Loopback Host Processor Loopback Frame Generator and Checker Frame Generator and Checker used with Remote Loopback with two MAC-PHYs Test Modes Accessing the test modes Applications Information System Level Power Management Transmit Level = 1.0 V pk-pk Transmit Level = 2.4 V pk-pk Component Recommendations Crystal External Clock Input 802.1AS Support Internal Free-running Counter Syntonized Counter Waveform Generation on TS_TIMER Output Register Summary SPI Protocol MAC Frame - Transmit and Receive Timestamp Capture Tx Frame over SPI Rx Frame over SPI Frame Filtering on Receive Rx Priority Queues Statistics Counters Rx Drop FIFO Full Counter Frame Rx/Tx Errors SRAM ECC error SPI Error Tx FIFO Overflow error SPI Access to the PHY Registers MDIO PHY Address Determination PHY Registers Contents Recommended Register Operation Latch Low Registers IEEE Duplicated Registers Read Modify Write Operation SPI Register Details SPI Protocol Control Register MAC Status Register Mask Bits for Driving the Interrupt Pin Register Egress Timestamp Status Register Error Status Register Error Status Mask Register P1 MAC Rx Frame Size Register P1 MAC Receive Register MAC Rx Threshold Register MAC Tx Frame Size Register MAC Transmit Register Tx FIFO Space Register Transmit Threshold Register MAC Configuration Register MAC FIFO Clear Register Software Reset Register MDIO Command and Address Register MDIO Clause 45 Address Register MDIO Write Data Register MDIO Read Data Register FIFO Sizes Register MAC Address DA Filter Upper 16 Bits Registers MAC Address DA Filter Middle 16 Bits Registers MAC Address DA Filter Lower 16 Bits Registers MAC DA Filter Table Rule Registers P1 Rx Frame Count Register P1 Rx Broadcast Frame Count Register P1 Rx Multicast Frame Count Register P1 Rx Unicast Frame Count Register P1 Rx CRC Errored Frame Count Register P1 Rx Align Error Count Register P1 Rx Long/Short Frame Error Count Register P1 Rx PHY Error Count Register P1 Tx Frame Count Register P1 Tx Broadcast Frame Count Register P1 Tx Multicast Frame Count Register P1 Tx Unicast Frame Count Register P1 Rx Frames Dropped Due to FIFO Full Register P1 Rx Frames Dropped Due to Filtering Register P1 Transmit Inter Frame Gap Register P1 Receive Inter Frame Gap Register P1 Max Receive Frame Length Register P1 Min Receive Frame Length Register Timestamp Accumulator Addend Register Timestamp Accumulator Addend Register Timer Update Compare Register Timer Update Compare Register Seconds Counter Lower Register Seconds Counter Upper Register Nanoseconds Counter Register Nanoseconds Counter Register Timer Configuration Register High Period for TS_TIMER Register High Period for TS_TIMER Register Low Period for TS_TIMER Register Low Period for TS_TIMER Register Quantization Error Correction Register TS_TIMER Counter Start Time Lower Register TS_TIMER Counter Start Time Upper Register TS_CAPT Pin Timestamp Register 0 TS_CAPT Pin Timestamp Register 1 TS_CAPT Pin Timestamp Register 2 TS_CAPT Pin Timestamp Register 3 TS_CAPT Free Running Counter Register Lower TS_CAPT Free Running Counter Upper Register Captured Egress Timestamp A Lower Register Captured Egress Timestamp A Upper Register Captured Egress Timestamp B Lower Register Captured Egress Timestamp B Upper Register Captured Egress Timestamp C Lower Register Captured Egress Timestamp C Upper Register P1 Rx Low Priority FIFO Frame Count Register P1 Rx High Priority FIFO Frame Count Register Tx FIFO Frame Count Register Tx FIFO Valid Half Words Register P1 Low Priority Rx FIFO Valid Half Words Register P1 High Priority Rx FIFO Valid Half Words Register Scratch Registers PHY Register Details BASE-T1 PMA/PMD Extended Ability Register BASE-T1 PMA/PMD Control Register 10BASE-T1L PMA Control Register 10BASE-T1L PMA Status Register 10BASE-T1L Test Mode Control Register 10BASE-T1L PMA Link Status Register 10BASE-T1L PCS Control Register BASE-T1 Autonegotiation Control Register BASE-T1 Autonegotiation Status Register BASE-T1 Autonegotiation Advertisement [15:0] Register BASE-T1 Autonegotiation Advertisement [31:16] Register BASE-T1 Autonegotiation Advertisement [47:32] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [15:0] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [31:16] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [47:32] Register BASE-T1 Autonegotiation Next Page Transmit [15:0] Register BASE-T1 Autonegotiation Next Page Transmit [31:16] Register BASE-T1 Autonegotiation Next Page Transmit [47:32] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [15:0] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [31:16] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [47:32] Register Extra Autonegotiation Status Register Vendor Specific MMD 1 Device Identifier High Register Vendor Specific MMD 1 Device Identifier Low Register System Interrupt Status Register PHY Subsystem Interrupt Status Register System Interrupt Mask Register PHY Subsystem Interrupt Mask Register Frame Checker Enable Register Frame Checker Interrupt Enable Register Frame Checker Transmit Select Register Receive Error Count Register Frame Checker Count High Register Frame Checker Count Low Register Frame Checker Length Error Count Register Frame Checker Alignment Error Count Register Frame Checker Symbol Error Count Register Frame Checker Oversized Frame Count Register Frame Checker Undersized Frame Count Register Frame Checker Odd Nibble Frame Count Register Frame Checker Odd Preamble Packet Count Register Frame Checker False Carrier Count Register Frame Generator Enable Register Frame Generator Control/Restart Register Frame Generator Continuous Mode Enable Register Frame Generator Interrupt Enable Register Frame Generator Frame Length Register Frame Generator Number of Frames High Register Frame Generator Number of Frames Low Register Frame Generator Done Register MAC Interface Loopbacks Configuration Register Software Reset Register Software Power-down Control Register PHY Subsystem Reset Register PHY MAC Interface Reset Register System Status Register CRSM Diagnostics Clock Control Register LED Control Register PCB Layout Recommendations PHY Package Layout Component Placement Crystal Placement and Routing Outline Dimensions