Datasheet 6EDL7141 (Infineon) - 5
| Fabricante | Infineon |
| Descripción | 3 phase smart gate driver |
| Páginas / Página | 132 / 5 — 6EDL7141. Device Start-Up .. 75. Device Functional States ... 78. … |
| Revisión | 01_00 |
| Formato / tamaño de archivo | PDF / 8.5 Mb |
| Idioma del documento | Inglés |
6EDL7141. Device Start-Up .. 75. Device Functional States ... 78. Protections and Faults Handling ... 80
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 67 link to page 67 link to page 68 link to page 68 link to page 69 link to page 70 link to page 70 link to page 71 link to page 71 link to page 72 link to page 73 link to page 74 link to page 75 link to page 75 link to page 75 link to page 78 link to page 80 link to page 85 link to page 85 link to page 87 link to page 89 link to page 89 link to page 93 link to page 93 link to page 94 link to page 95 link to page 96 link to page 97 link to page 98 link to page 98 link to page 99 link to page 99 link to page 100 link to page 102 link to page 103 link to page 104 link to page 105 link to page 106 link to page 107 link to page 108 link to page 110 link to page 110 link to page 111 link to page 112 link to page 113 link to page 115 link to page 117 link to page 118 link to page 118
6EDL7141
Datasheet 3.7 Hall Comparators .. 67 3.8 Watchdog Timers... 67 3.8.1 Buck converter watchdog .. 68 3.8.2 General Purpose Watchdog ... 68 3.8.3 Locked-Rotor Protection Watchdog Timer ... 69 3.9 Multi-Function Pins ... 70 3.9.1 EN_DRV Pin ... 70 3.9.2 VSENSE/nBRAKE Pin .. 71 3.9.3 CS_GAIN/AZ Pin .. 71 3.10 ADC Module-Analog to Digital Converter ... 72 3.10.1 ADC Measurement Sequencing and On Demand Conversion .. 73 3.10.2 Die Temperature Sensor .. 74
4 Device Start-Up .. 75
4.1 Power Supply Start-Up.. 75 4.2 Gate Driver and CSAMP Start-up ... 75
5 Device Functional States ... 78 6 Protections and Faults Handling ... 80 7 Device Programming-OTP and SPI interface .. 85
7.1.1 OTP User Programming Procedure: Loading Custom Default Values ... 85 7.1.2 SPI Communication ... 87
8 Register Map .. 89
8.1 Device Programmability.. 89 8.2 Register Map .. 93 Faults Status Register .. 93 Temperature Status Register .. 94 Power Supply Status Register ... 95 Functional Status Register .. 96 OTP Status Register ... 97 ADC Status Register ... 98 Charge Pumps Status Register .. 98 Device ID Register .. 99 Faults Clear Register .. 99 Power Supply Configuration Register ... 100 ADC Configuration Register ... 102 PWM Configuration Register .. 103 Sensor Configuration Register .. 104 Watchdog Configuration Register ... 105 Watchdog Configuration Register 2 .. 106 Gate Driver Current Control Register .. 107 Gate Driver Pre-Charge Current Control Register ... 108 TDRIVE Source Control Register .. 110 TDRIVE Sink Control Register .. 110 Dead Time Register .. 111 Charge Pump Configuration Register ... 112 Current Sense Amplifier Configuration Register... 113 Current Sense Amplifier Configuration Register 2 .. 115 OTP Program Register ... 117
9 Application Description ... 118
9.1 Recommended External Components ... 118
Datasheet
5
<Revision 1.00> <2021-06-02>
Document Outline Product Feature Summary Potential Applications Product Description System Block Diagram Package Description 1 Pin Configuration 1.1 Pin Assignment 1.2 Pin Definitions and Functions 2 General Product Characteristics 2.1 Absolute Maximum Ratings 2.2 Recommended Operating Conditions 2.3 ESD Robustness 2.4 Thermal Resistance 2.5 Electrical Characteristics 2.6 Electrical Characteristic Graphs 3 Product Features 3.1 Functional Block Diagram 3.2 PWM Modes 3.2.1 PWM with 6 Independent Inputs – 6PWM 3.2.2 PWM with 3 Independent Inputs – 3PWM 3.2.3 PWM with 1 Input and Commutation Pattern – 1PWM 3.2.4 PWM with 1 Input and Commutation with Hall Sensor Inputs – 1PWM with Hall Sensors 3.2.5 PWM with 1 Input and Commutation with Hall Sensor Inputs and Alternating Recirculation – 1PWM with Hall Sensors and Alternating Recirculation 3.2.6 PWM Braking Modes 3.2.7 Dead Time Insertion 3.3 Integrated Three Phase Gate Driver 3.3.1 Gate Driver Architecture 3.3.2 Slew Rate Control 3.3.2.1 Slew Rate Control Parameters and Usage 3.3.3 Gate Driver Voltage Programmability 3.4 Charge Pump Configuration 3.4.1 Charge Pump Clock Frequency Selection 3.4.2 Charge Pump Clock Spread Spectrum Feature 3.4.3 Charge Pump Pre-Charge for VCCLS 3.4.4 Charge Pump Tuning 3.4.5 Gate Driver and Charge Pumps Protections 3.4.5.1 VCCLS Under-Voltage Lock-Out (VCCLS UVLO) 3.4.5.2 VCCHS Under-Voltage Lock-Out (VCCLS UVLO) 3.4.5.3 Floating Gate Strong Pull Down 3.5 Power Supply System 3.5.1 Synchronous Buck Converter Description 3.5.1.1 Buck Converter Output Voltage Dependency on PVCC_SETPT 3.5.1.2 Synchronous Buck Converter Protections 3.5.2 DVDD Linear Regulator 3.5.2.1 DVDD Linear Regulator OCP 3.6 Current Sense Amplifiers 3.6.1 RDSON Sensing Mode vs Leg Shunt Mode 3.6.2 Current Shunt Amplifier Timing Mode 3.6.3 Current Shunt Amplifier Blanking Time 3.6.4 Current Sense Amplifier Offset Generation: Internal or External (VREF pin) 3.6.5 Overcurrent Comparators and DAC for Current Sense Amplifiers 3.6.5.1 OCP Use Cases 3.6.5.2 OCP Fault Reporting 3.6.5.3 OCP Fault Latching 3.6.5.4 PWM Truncation 3.6.6 Current Sense Amplifier Gain Selection 3.6.7 Current Sense Amplifier DC Calibration 3.6.8 Auto-Zero Compensation of Current Sense Amplifier 3.6.8.1 Internal Auto-Zero 3.6.8.2 External Auto-Zero Synchronization via CS_GAIN/AZ Pin 3.6.8.3 External Auto-Zero Synchronization via CS_GAIN/AZ Pin with Enhanced Sensing 3.7 Hall Comparators 3.8 Watchdog Timers 3.8.1 Buck converter watchdog 3.8.2 General Purpose Watchdog 3.8.3 Locked-Rotor Protection Watchdog Timer 3.9 Multi-Function Pins 3.9.1 EN_DRV Pin 3.9.2 VSENSE/nBRAKE Pin 3.9.3 CS_GAIN/AZ Pin 3.10 ADC Module-Analog to Digital Converter 3.10.1 ADC Measurement Sequencing and On Demand Conversion 3.10.2 Die Temperature Sensor 4 Device Start-Up 4.1 Power Supply Start-Up 4.2 Gate Driver and CSAMP Start-up 5 Device Functional States 6 Protections and Faults Handling 7 Device Programming-OTP and SPI interface 7.1.1 OTP User Programming Procedure: Loading Custom Default Values 7.1.2 SPI Communication 7.1.2.1 SPI Communication Example 8 Register Map 8.1 Device Programmability 8.2 Register Map Faults Status Register Temperature Status Register Power Supply Status Register Functional Status Register OTP Status Register ADC Status Register Charge Pumps Status Register Device ID Register Faults Clear Register Power Supply Configuration Register ADC Configuration Register PWM Configuration Register Sensor Configuration Register Watchdog Configuration Register Watchdog Configuration Register 2 Gate Driver Current Control Register Gate Driver Pre-Charge Current Control Register TDRIVE Source Control Register TDRIVE Sink Control Register Dead Time Register Charge Pump Configuration Register Current Sense Amplifier Configuration Register Current Sense Amplifier Configuration Register 2 OTP Program Register 9 Application Description 9.1 Recommended External Components 9.2 PCB Layout Recommendations 9.3 Typical Applications 10 ESD Protection 11 Package Information Revision history
6EDL7141
Datasheet 3.7 Hall Comparators .. 67 3.8 Watchdog Timers... 67 3.8.1 Buck converter watchdog .. 68 3.8.2 General Purpose Watchdog ... 68 3.8.3 Locked-Rotor Protection Watchdog Timer ... 69 3.9 Multi-Function Pins ... 70 3.9.1 EN_DRV Pin ... 70 3.9.2 VSENSE/nBRAKE Pin .. 71 3.9.3 CS_GAIN/AZ Pin .. 71 3.10 ADC Module-Analog to Digital Converter ... 72 3.10.1 ADC Measurement Sequencing and On Demand Conversion .. 73 3.10.2 Die Temperature Sensor .. 74
4 Device Start-Up .. 75
4.1 Power Supply Start-Up.. 75 4.2 Gate Driver and CSAMP Start-up ... 75
5 Device Functional States ... 78 6 Protections and Faults Handling ... 80 7 Device Programming-OTP and SPI interface .. 85
7.1.1 OTP User Programming Procedure: Loading Custom Default Values ... 85 7.1.2 SPI Communication ... 87
8 Register Map .. 89
8.1 Device Programmability.. 89 8.2 Register Map .. 93 Faults Status Register .. 93 Temperature Status Register .. 94 Power Supply Status Register ... 95 Functional Status Register .. 96 OTP Status Register ... 97 ADC Status Register ... 98 Charge Pumps Status Register .. 98 Device ID Register .. 99 Faults Clear Register .. 99 Power Supply Configuration Register ... 100 ADC Configuration Register ... 102 PWM Configuration Register .. 103 Sensor Configuration Register .. 104 Watchdog Configuration Register ... 105 Watchdog Configuration Register 2 .. 106 Gate Driver Current Control Register .. 107 Gate Driver Pre-Charge Current Control Register ... 108 TDRIVE Source Control Register .. 110 TDRIVE Sink Control Register .. 110 Dead Time Register .. 111 Charge Pump Configuration Register ... 112 Current Sense Amplifier Configuration Register... 113 Current Sense Amplifier Configuration Register 2 .. 115 OTP Program Register ... 117
9 Application Description ... 118
9.1 Recommended External Components ... 118
Datasheet
5
<Revision 1.00> <2021-06-02>
Document Outline Product Feature Summary Potential Applications Product Description System Block Diagram Package Description 1 Pin Configuration 1.1 Pin Assignment 1.2 Pin Definitions and Functions 2 General Product Characteristics 2.1 Absolute Maximum Ratings 2.2 Recommended Operating Conditions 2.3 ESD Robustness 2.4 Thermal Resistance 2.5 Electrical Characteristics 2.6 Electrical Characteristic Graphs 3 Product Features 3.1 Functional Block Diagram 3.2 PWM Modes 3.2.1 PWM with 6 Independent Inputs – 6PWM 3.2.2 PWM with 3 Independent Inputs – 3PWM 3.2.3 PWM with 1 Input and Commutation Pattern – 1PWM 3.2.4 PWM with 1 Input and Commutation with Hall Sensor Inputs – 1PWM with Hall Sensors 3.2.5 PWM with 1 Input and Commutation with Hall Sensor Inputs and Alternating Recirculation – 1PWM with Hall Sensors and Alternating Recirculation 3.2.6 PWM Braking Modes 3.2.7 Dead Time Insertion 3.3 Integrated Three Phase Gate Driver 3.3.1 Gate Driver Architecture 3.3.2 Slew Rate Control 3.3.2.1 Slew Rate Control Parameters and Usage 3.3.3 Gate Driver Voltage Programmability 3.4 Charge Pump Configuration 3.4.1 Charge Pump Clock Frequency Selection 3.4.2 Charge Pump Clock Spread Spectrum Feature 3.4.3 Charge Pump Pre-Charge for VCCLS 3.4.4 Charge Pump Tuning 3.4.5 Gate Driver and Charge Pumps Protections 3.4.5.1 VCCLS Under-Voltage Lock-Out (VCCLS UVLO) 3.4.5.2 VCCHS Under-Voltage Lock-Out (VCCLS UVLO) 3.4.5.3 Floating Gate Strong Pull Down 3.5 Power Supply System 3.5.1 Synchronous Buck Converter Description 3.5.1.1 Buck Converter Output Voltage Dependency on PVCC_SETPT 3.5.1.2 Synchronous Buck Converter Protections 3.5.2 DVDD Linear Regulator 3.5.2.1 DVDD Linear Regulator OCP 3.6 Current Sense Amplifiers 3.6.1 RDSON Sensing Mode vs Leg Shunt Mode 3.6.2 Current Shunt Amplifier Timing Mode 3.6.3 Current Shunt Amplifier Blanking Time 3.6.4 Current Sense Amplifier Offset Generation: Internal or External (VREF pin) 3.6.5 Overcurrent Comparators and DAC for Current Sense Amplifiers 3.6.5.1 OCP Use Cases 3.6.5.2 OCP Fault Reporting 3.6.5.3 OCP Fault Latching 3.6.5.4 PWM Truncation 3.6.6 Current Sense Amplifier Gain Selection 3.6.7 Current Sense Amplifier DC Calibration 3.6.8 Auto-Zero Compensation of Current Sense Amplifier 3.6.8.1 Internal Auto-Zero 3.6.8.2 External Auto-Zero Synchronization via CS_GAIN/AZ Pin 3.6.8.3 External Auto-Zero Synchronization via CS_GAIN/AZ Pin with Enhanced Sensing 3.7 Hall Comparators 3.8 Watchdog Timers 3.8.1 Buck converter watchdog 3.8.2 General Purpose Watchdog 3.8.3 Locked-Rotor Protection Watchdog Timer 3.9 Multi-Function Pins 3.9.1 EN_DRV Pin 3.9.2 VSENSE/nBRAKE Pin 3.9.3 CS_GAIN/AZ Pin 3.10 ADC Module-Analog to Digital Converter 3.10.1 ADC Measurement Sequencing and On Demand Conversion 3.10.2 Die Temperature Sensor 4 Device Start-Up 4.1 Power Supply Start-Up 4.2 Gate Driver and CSAMP Start-up 5 Device Functional States 6 Protections and Faults Handling 7 Device Programming-OTP and SPI interface 7.1.1 OTP User Programming Procedure: Loading Custom Default Values 7.1.2 SPI Communication 7.1.2.1 SPI Communication Example 8 Register Map 8.1 Device Programmability 8.2 Register Map Faults Status Register Temperature Status Register Power Supply Status Register Functional Status Register OTP Status Register ADC Status Register Charge Pumps Status Register Device ID Register Faults Clear Register Power Supply Configuration Register ADC Configuration Register PWM Configuration Register Sensor Configuration Register Watchdog Configuration Register Watchdog Configuration Register 2 Gate Driver Current Control Register Gate Driver Pre-Charge Current Control Register TDRIVE Source Control Register TDRIVE Sink Control Register Dead Time Register Charge Pump Configuration Register Current Sense Amplifier Configuration Register Current Sense Amplifier Configuration Register 2 OTP Program Register 9 Application Description 9.1 Recommended External Components 9.2 PCB Layout Recommendations 9.3 Typical Applications 10 ESD Protection 11 Package Information Revision history