Datasheet 74HCU04 (Nexperia)

FabricanteNexperia
DescripciónHex unbuffered inverter
Páginas / Página14 / 1 — 74HCU04. Hex unbuffered inverter. Rev. 9 — 31 May 2021. Product data …
Revisión31052021
Formato / tamaño de archivoPDF / 259 Kb
Idioma del documentoInglés

74HCU04. Hex unbuffered inverter. Rev. 9 — 31 May 2021. Product data sheet. 1. General description. 2. Features and benefits

Datasheet 74HCU04 Nexperia, Revisión: 31052021

Línea de modelo para esta hoja de datos

Versión de texto del documento

74HCU04 Hex unbuffered inverter Rev. 9 — 31 May 2021 Product data sheet 1. General description
The 74HCU04 is a hex unbuf ered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
2. Features and benefits
• Wide supply voltage range from 2.0 V to 6.0 V • CMOS low power dissipation • High noise immunity • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Complies with JEDEC standards: • JESD8C (2.7 V to 3.6 V) • JESD7A (2.0 V to 6.0 V) • Balanced propagation delays • ESD protection: • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-A exceeds 200 V • Multiple package options • Specified from -40 °C to +125 °C
3. Ordering information Table 1. Ordering information Type number Package Temperature Name Description Version range
74HCU04D -40 °C to +125 °C SO14 plastic small outline package; 14 leads; SOT108-1 body width 3.9 mm 74HCU04PW -40 °C to +125 °C TSSOP14 plastic thin shrink small outline package; 14 leads; SOT402-1 body width 4.4 mm 74HCU04BQ -40 °C to +125 °C DHVQFN14 plastic dual in-line compatible thermal enhanced SOT762-1 very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm Document Outline 1. General description 2. Features and benefits 3. Ordering information 4. Functional diagram 5. Pinning information 5.1. Pinning 5.2. Pin description 6. Functional description 7. Limiting values 8. Recommended operating conditions 9. Static characteristics 10. Dynamic characteristics 10.1. Waveform and test circuit 11. Typical transfer characteristics 12. Application information 13. Package outline 14. Abbreviations 15. Revision history 16. Legal information Contents