Datasheet AD5520 (Analog Devices) - 8

link to page 15 link to page 15 link to page 15 link to page 15 link to page 14 link to page 14 link to page 15 link to page 15 link to page 14 link to page 14 link to page 14 link to page 14
AD5520 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS T UT UT IO O IN2 IN1 IN0 OUT2 OUT1 OUT0 SVOU AS FGND AS FGND CC_B EA CLL CLH FIN M ME RE ME RE COMP COMP COMP COMP COMP COMP AV FOH 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 CPH 1 48 AVEE_B CPL PIN 1 2 47 MEASI5H DV 3 46 MEASI4H DD CPOH 4 45 FOH3 CPOL 5 44 MEASI3H CPCK 6 43 FOH2 AD5520 DGND 7 42 MEASI2H TOP VIEW CLHDETECT 8 (Not to Scale) 41 FOH1 CLLDETECT 9 40 MEASI1H QM4 10 39 FOH0 QM5 11 38 MEASI0H MOE 12 37 MEASIL CS 13 36 MEASVH STB 14 35 GUARD(NC) AC0 15 34 MEASVL AC1 16 33 AVCC_G 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 NC = NO CONNECT G DD EE CC NC AM2 AM1 AM0 SEL EE_ DGND DV FSEL M PSEL AV AV AGND ANDBY C AV GUARD T S GUARDIN
03701-004 Figure 4. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 CPH Upper Comparator Threshold Voltage Input, CPH > CPL. 2 CPL Lower Comparator Threshold Voltage Input, CPL < CPH. 3, 18 DVDD Digital Supply Voltage. 4 CPOH Logic Output. When high, indicates MEASVOUT or MEASIOUT > CPH. 5 CPOL Logic Output. When high, indicates MEASVOUT or MEASIOUT < CPL. 6 CPCK Logic Input. Used to initiate comparator sampling and update CPOH and CPOL. 7, 17 DGND Digital Ground. 8 CLHDETECT Logic Output. When high, indicates upper clamp active. See the Clamp Function section. 9 CLLDETECT Logic Output. When high, indicates lower clamp active. See the Clamp Function section. 10 QM4 Logic Output. When high, indicates current range Mode 4 is enabled. May be used to drive external relay or switch. See the High Current Ranges section. 11 QM5 Logic Output. When high, indicates current range Mode 5 is enabled. May be used to drive external relay or switch. See the High Current Ranges section. 12 MOE Active Low MEASOUT Enable. 13 CS Active Low Logic Input. The device is selected when this pin is low. See the Interface section. 14 STB Active Low Logic Input. Used in conjunction with CPCK and CS to configure the device for different configurations. Rising edge of STB triggers sequence inputs. See the Interface section. 15 AC0 Logic Input. Used in conjunction with AC1 to select one of three external compensation capacitors. See the Force Control Amplifier section. 16 AC1 Logic Input. Used in conjunction with AC0 to select one of three external compensation capacitors. See the Force Control Amplifier section. 19 AM2 Logic Input. Used in conjunction with AM1 and AM0 to select one of six current ranges or to enable standby mode. See the Current Ranges section. 20 AM1 Logic Input. Used in conjunction with AM2 and AM0 to select one of six current ranges or to enable standby mode. See the Current Ranges section. 21 AM0 Logic Input. Used in conjunction with AM2 and AM1 to select one of six current ranges or to enable standby mode. See the Current Ranges section. 22 STANDBY Logic Input. When high, device is in standby mode of operation. See the Standby Mode section. Rev. B | Page 8 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS SPECIFICATIONS TIMING CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION INTERFACE STANDBY MODE FORCE VOLTAGE OR FORCE CURRENT MEASURED PARAMETER CURRENT RANGES RS SELECTION FORCE CONTROL AMPLIFIER COMPARATOR FUNCTION AND STROBING CLAMP FUNCTION HIGH CURRENT RANGES CIRCUIT OPERATION FORCE VOLTAGE MEASURE CURRENT FORCE CURRENT MEASURE VOLTAGE SHORT CIRCUIT PROTECTION SETTLING TIME CONSIDERATIONS PCB LAYOUT AND POWER SUPPLY DECOUPLING TYPICAL CONNECTION CIRCUIT FOR THE AD5520 TYPICAL APPLICATION CIRCUIT EVALUATION BOARD FOR THE AD5520 OUTLINE DIMENSIONS ORDERING GUIDE