Datasheet AD5522 (Analog Devices) - 8

FabricanteAnalog Devices
DescripciónQuad Parametric Measurement Unit with Integrated 16-Bit Level Setting DACs
Páginas / Página64 / 8 — AD5522. Data Sheet. Parameter. Min. Typ1. Max. Unit. Test …
RevisiónF
Formato / tamaño de archivoPDF / 1.6 Mb
Idioma del documentoInglés

AD5522. Data Sheet. Parameter. Min. Typ1. Max. Unit. Test Conditions/Comments

AD5522 Data Sheet Parameter Min Typ1 Max Unit Test Conditions/Comments

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11
AD5522 Data Sheet Parameter Min Typ1 Max Unit Test Conditions/Comments
CURRENT CLAMPS Clamp Accuracy Programmed Programmed % FSC MI gain = 10, clamp current scales with selected clamp value clamp value ± 10 range Programmed Programmed % FSC MI gain = 5, clamp current scales with selected range clamp value clamp value ± 20 CLL to CLH2 5 % of IRANGE CLL < CLH and minimum setting apart, MI gain = 10 10 % of IRANGE CLL < CLH and minimum setting apart, MI gain = 5 Recovery Time2 0.5 1.5 μs Activation Time2 1.5 3 μs FOHx, EXTFOHx, EXTMEASILx, EXTMEASIHx, CFFx PINS Pin Capacitance2 10 pF Leakage Current −3 +3 nA Individual pin on or off switch leakage, measured with ±11 V stress applied to pin, channel enabled, but tristate Leakage Current Tempco2 ±0.01 nA/°C MEASVHx PIN Pin Capacitance2 3 pF Leakage Current −3 +3 nA Measured with ±11 V stress applied to pin, channel enabled, but tristate Leakage Current Tempco2 ±0.01 nA/°C SYS_SENSE PIN SYS_SENSE connected, force amplifier inhibited Pin Capacitance2 3 pF Switch Impedance 1 1.3 kΩ Leakage Current −3 +3 nA Measured with ±11 V stress applied to pin, switch off Leakage Current Tempco2 ±0.01 nA/°C SYS_FORCE PIN SYS_FORCE connected, force amplifier inhibited Pin Capacitance2 6 pF Switch Impedance 60 80 Ω Leakage Current −3 +3 nA Measured with ±11 V stress applied to pin, switch off Leakage Current Tempco2 ±0.01 nA/°C COMBINED LEAKAGE AT DUT Includes FOHx, MEASVHx, SYS_SENSE, SYS_FORCE, EXTMEASILx, EXTMEASIHx, EXTFOHx, and CFFx, calculation of all the individual leakage contributors Leakage Current −15 +15 nA TJ = 25°C to 70°C −25 +25 nA TJ = 25°C to 90°C Leakage Current Tempco2 ±0.1 nA/°C DUTGNDx PIN Voltage Range −500 +500 mV Leakage Current −30 +30 nA MEASOUTx PIN With respect to AGND Output Voltage Span 22.5 V Software programmable output range Output Impedance 60 80 Ω Output Leakage Current −3 +3 nA With SW12 off Output Capacitance2 15 pF Maximum Load Capacitance2 0.5 μF Output Current Drive2 2 mA Short-Circuit Current −10 +10 mA Slew Rate2 2 V/μs Enable Time2 150 320 ns Closing SW12, measured from BUSY rising edge Disable Time2 400 1100 ns Opening SW12, measured from BUSY rising edge MI to MV Switching Time2 200 ns Measured from BUSY rising edge, does not include slewing or settling Rev. F | Page 8 of 64 Document Outline Features Applications Functional Block Diagram Revision History General Description Specifications Timing Characteristics Circuit and Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Terminology Theory of Operation Force Amplifier Comparators Clamps Current Range Selection High Current Ranges Measure Current Gains VMID Voltage Choosing Power Supply Rails Measure Output (MEASOUTx Pins) Device Under Test Ground (DUTGND) Guard Amplifier Compensation Capacitors System Force and Sense Switches Temperature Sensor DAC Levels Offset DAC Gain and Offset Registers Cached X2 Registers Gain and Offset Registers for the FIN DAC Gain and Offset Registers for the Comparator DACs Gain and Offset Registers for the Clamp DACs Reference Voltage (VREF) Reference Selection Reference Selection Example Calibration Reducing Zero-Scale Error Reducing Gain Error Calibration Example Additional Calibration System Level Calibration Circuit Operation Force Voltage (FV) Mode Force Current (FI) Mode Serial Interface SPI Interface LVDS Interface Serial Interface Write Mode RESETB Function BUSYB and LOADB Functions Register Update Rates Register Selection Readback Control, RD/WRB PMU Address Bits: PMU3, PMU2, PMU1, PMU0 NOP (No Operation) Reserved Commands Write System Control Register Write PMU Register Write DAC Register DAC Addressing Read Registers Readback of System Control Register Readback of PMU Register Readback of Comparator Status Register Readback of Alarm Status Register Readback of DAC Register Applications Information Power-On Default Setting Up the Device on Power-On Changing Modes Required External Components Power Supply Decoupling Power Supply Sequencing Typical Application for the AD5522 Outline Dimensions Ordering Guide