Datasheet AD8315 (Analog Devices) - 10
| Fabricante | Analog Devices |
| Descripción | 50 dB GSM PA Controller |
| Páginas / Página | 22 / 10 — AD8315. Data Sheet. 3.5. 2.8. 3.3. 2mA. 2.7. 3.1. 0mA. ) (V. (V). C 2.9. … |
| Revisión | D |
| Formato / tamaño de archivo | PDF / 450 Kb |
| Idioma del documento | Inglés |
AD8315. Data Sheet. 3.5. 2.8. 3.3. 2mA. 2.7. 3.1. 0mA. ) (V. (V). C 2.9. C 2.6. 4mA. 6mA. 2.5. SHADING INDICATES. ±3 SIGMA. 2.3. 2.4. 2.9. 3.0. 3.2. 3.4
Línea de modelo para esta hoja de datos
Versión de texto del documento
AD8315 Data Sheet 3.5 2.8 3.3 2mA 2.7 3.1 0mA ) (V (V) C 2.9 C 2.6 AP 4mA AP V V 6mA 2.7 2.5 2.5 SHADING INDICATES ±3 SIGMA 2.3
1
2.4 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5
02
2.7 2.8 2.9 3.0
024 0- 20-
SUPPLY VOLTAGE (V)
15
SUPPLY VOLTAGE (V)
152 0 0 Figure 22. Maximum VAPC Voltage vs. Supply Voltage by Load Current Figure 25. Maximum VAPC Voltage vs. Supply Voltage with 4 mA Load Current
AVERAGE = 16 SAMPLES AVERAGE = 16 SAMPLES VAPC 200mV PER VERTICAL DIVISION 1V PER VERTICAL DIVISION VAPC GND GND 2µs PER PULSED RF 1V PER HORIZONTAL 0.1GHz, –13dBV VERTICAL DIVISION RF DIVISION INPUT GND V 100ns PER ENBL GND HORIZONTAL
2 5 -02
DIVISION
-02 20 20 15 15 0 0 Figure 23. ENBL Response Time Figure 26. VAPC Response Time, Full-Scale Amplitude Change, Open-Loop
R AND S 10MHz REF TRIG R AND S SMT03 10MHz REF TIMEBASE STANFORD DS345 OUTPUT EXT TRIG SMT03 OUTPUT OUT SIGNAL PULSE PICOSECOND TRIG SIGNAL GENERATOR GENERATOR PULSE LABS OUT GENERATOR PULSE PULSE MODE IN OUT PULSE MODULATION PULSE OUT GENERATOR RF OUT MODE PULSE OUT RF OUT 2.7V RF SPLITTER –3dB 0.1µF TEK P6205 2.7V –3dB FET PROBE AD8315 0.1µF TRIG 1 RFIN VPOS 8 AD8315 TRIG 52.3Ω TEK P6205 1 RFIN VPOS 8 2 ENBL VAPC 7 TEK TDS694C FET PROBE SCOPE 52.3Ω TEK P6205 2.7V 2 ENBL VAPC TEK TDS694C 7 FET PROBE SCOPE 3 VSET NC 6 0.3V 3 VSET NC 6 4 FLTR COMM 5
3
220pF NC 4 FLTR COMM 5
-02 26
NC = NO CONNECT
520 -0 01 20
NC = NO CONNECT
15 0 Figure 24. Test Setup for ENBL Response Time Figure 27. Test Setup for VAPC Response Time Rev. D | Page 10 of 22 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION BASIC THEORY CONTROLLER-MODE LOG AMPS CONTROL LOOP DYNAMICS Example PRACTICAL LOOP A NOTE ABOUT POWER EQUIVALENCY BASIC CONNECTIONS RANGE ON VSET AND RFIN TRANSIENT RESPONSE MOBILE HANDSET POWER CONTROL EXAMPLE ENABLE AND POWER-ON INPUT COUPLING OPTIONS USING THE CHIP SCALE PACKAGE EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE
1
2.4 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5
02
2.7 2.8 2.9 3.0
024 0- 20-
SUPPLY VOLTAGE (V)
15
SUPPLY VOLTAGE (V)
152 0 0 Figure 22. Maximum VAPC Voltage vs. Supply Voltage by Load Current Figure 25. Maximum VAPC Voltage vs. Supply Voltage with 4 mA Load Current
AVERAGE = 16 SAMPLES AVERAGE = 16 SAMPLES VAPC 200mV PER VERTICAL DIVISION 1V PER VERTICAL DIVISION VAPC GND GND 2µs PER PULSED RF 1V PER HORIZONTAL 0.1GHz, –13dBV VERTICAL DIVISION RF DIVISION INPUT GND V 100ns PER ENBL GND HORIZONTAL
2 5 -02
DIVISION
-02 20 20 15 15 0 0 Figure 23. ENBL Response Time Figure 26. VAPC Response Time, Full-Scale Amplitude Change, Open-Loop
R AND S 10MHz REF TRIG R AND S SMT03 10MHz REF TIMEBASE STANFORD DS345 OUTPUT EXT TRIG SMT03 OUTPUT OUT SIGNAL PULSE PICOSECOND TRIG SIGNAL GENERATOR GENERATOR PULSE LABS OUT GENERATOR PULSE PULSE MODE IN OUT PULSE MODULATION PULSE OUT GENERATOR RF OUT MODE PULSE OUT RF OUT 2.7V RF SPLITTER –3dB 0.1µF TEK P6205 2.7V –3dB FET PROBE AD8315 0.1µF TRIG 1 RFIN VPOS 8 AD8315 TRIG 52.3Ω TEK P6205 1 RFIN VPOS 8 2 ENBL VAPC 7 TEK TDS694C FET PROBE SCOPE 52.3Ω TEK P6205 2.7V 2 ENBL VAPC TEK TDS694C 7 FET PROBE SCOPE 3 VSET NC 6 0.3V 3 VSET NC 6 4 FLTR COMM 5
3
220pF NC 4 FLTR COMM 5
-02 26
NC = NO CONNECT
520 -0 01 20
NC = NO CONNECT
15 0 Figure 24. Test Setup for ENBL Response Time Figure 27. Test Setup for VAPC Response Time Rev. D | Page 10 of 22 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION BASIC THEORY CONTROLLER-MODE LOG AMPS CONTROL LOOP DYNAMICS Example PRACTICAL LOOP A NOTE ABOUT POWER EQUIVALENCY BASIC CONNECTIONS RANGE ON VSET AND RFIN TRANSIENT RESPONSE MOBILE HANDSET POWER CONTROL EXAMPLE ENABLE AND POWER-ON INPUT COUPLING OPTIONS USING THE CHIP SCALE PACKAGE EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE