Datasheet HMC7950 (Analog Devices) - 6

FabricanteAnalog Devices
Descripción2 GHz to 28 GHz, GaAs pHEMT MMIC Low Noise Amplifier
Páginas / Página16 / 6 — HMC7950. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. T U. …
RevisiónA
Formato / tamaño de archivoPDF / 408 Kb
Idioma del documentoInglés

HMC7950. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. T U. NIC 1. 11 NIC. NIC 2. TOP VIEW. 10 NIC. (Not to Scale). 9 NIC. FIN. V GG

HMC7950 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS T U NIC 1 11 NIC NIC 2 TOP VIEW 10 NIC (Not to Scale) 9 NIC FIN V GG

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
HMC7950 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS T U D D C N FO N C NI G R G NI 16 15 14 13 12 NIC 1 11 NIC HMC7950 NIC 2 TOP VIEW 10 NIC V 3 (Not to Scale) DD 9 NIC 4 5 6 7 8 2 D D N N IC G FIN G N V GG R NOTES 1. NIC = NO INTERNAL CONNECTION. NOTE THAT DATA SHOWN HEREIN WAS MEASURED WITH THESE PINS EXTERNALLY CONNECTED TO RF/DC GROUND.
002
2. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO RF/DC GROUND.
15412- Figure 2. Pin Configuration
Table 7. Pin Function Descriptions Pin Mnemonic Description
1, 2, 8, 9, 10, NIC No Internal Connection. Note that data shown herein was measured with these pins externally connected 11, 12, 16 to RF/dc ground. See Figure 3 for the interface schematic. 3 VDD Power Supply Voltage for the Amplifier. Connect a dc bias to provide drain current (IDD). See Figure 4 for the interface schematic. 4 VGG2 Gain Control. This pin is dc-coupled and accomplishes gain control by reducing the internal voltage and becoming more negative. See Figure 5 for the interface schematic. 5, 7, 13, 15 GND These pins must be connected to RF/dc ground. See Figure 3 for the interface schematic. 6 RFIN Radio Frequency (RF) Input. This pin is ac-coupled, but has a large resistor to GND for ESD protection, and matched to 50 Ω. See Figure 6 for the interface schematic. 14 RFOUT RF Output. This pin is ac-coupled, but has a large resistor to GND for ESD protection, and matched to 50 Ω. See Figure 7 for the interface schematic. EPAD (GND) Exposed Pad (Ground). The exposed pad must be connected to RF/dc ground. See Figure 3 for the interface schematic.
INTERFACE SCHEMATICS GND
007 15412-
RFIN
Figure 3. GND Interface Schematic 003
VDD
15412- Figure 6. RFIN Interface Schematic 005 15412- Figure 4. VDD Interface Schematic
RFOUT
006 15412- Figure 7. RFOUT Interface Schematic
VGG2
004 15412- Figure 5. VGG2 Interface Schematic Rev. A | Page 6 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS 2 GHz TO 5 GHz FREQUENCY RANGE 5 GHz TO 18 GHz FREQUENCY RANGE 18 GHz TO 28 GHz FREQUENCY RANGE DC SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS INTERFACE SCHEMATICS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION EVALUATION BOARD EVALUATION BOARD SCHEMATIC OUTLINE DIMENSIONS ORDERING GUIDE