Datasheet STDRIVE101 (STMicroelectronics) - 8

FabricanteSTMicroelectronics
DescripciónTriple half-bridge gate driver
Páginas / Página32 / 8 — STDRIVE101. Electrical characteristics. Symbol. Parameter. Test …
Formato / tamaño de archivoPDF / 899 Kb
Idioma del documentoInglés

STDRIVE101. Electrical characteristics. Symbol. Parameter. Test Condition. Min. Typ. Max. Unit. Logic inputs. Overcurrent Comparator

STDRIVE101 Electrical characteristics Symbol Parameter Test Condition Min Typ Max Unit Logic inputs Overcurrent Comparator

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 9 link to page 9 link to page 9 link to page 9 link to page 10 link to page 10 link to page 10 link to page 10
STDRIVE101 Electrical characteristics Symbol Parameter Test Condition Min. Typ. Max. Unit
Delay matching, HS and MT (2) 20 ns LS turn-on/off MT Delay matching between CH (3) 20 ns channels R Bootstrap diode ON DS_diode 100 240 Ω resistance RDT = 50 kΩ 480 570 650 tDT Deadtime RDT = 250 kΩ; ns 2100 2600 3200 TJ = 25 °C MDT Matching deadtime RDT = 50 kΩ (4) 70 ns MDT Matching deadtime CH R between channels DT = 50 kΩ (5) 70 ns
Logic inputs
VIL Low logic input voltage 0.8 V VIH High logic input voltage 2 V IN = 3.3 V IIH Logic “1” input bias current 12 16.5 25 µA TJ = 25 °C IN = 0 V IIL Logic “0” input bias current 100 nA TJ = 25 °C R Input lines pull-down PDin T resistor J = 25 °C 132 200 275 kΩ V nFAULT low logic output FAULT,L I voltage SINK = 4 mA 0.6 V
Overcurrent Comparator
V Comparator reference REF Full temperature range 470 505 525 mV voltage VCP = 1 V 2 µA I Comparator input leakage CP current VCP = -0.5 V -2.5 µA tDELAY,OC Overcurrent delay time See Figure 5 200 ns tDFOC Deglitch filter time See Figure 5 1.3 1.8 2.8 µs tDISABLE Overcurrent disable time See Figure 5 455 600 865 µs
VDS monitoring protection
VSCREF = 0.2 V 0.1 0.2 0.3 V V DS monitoring protection DSth VSCREF = 1 V 0.8 1 1.2 V threshold VSCREF = 2.5 V 2.2 2.5 2.8 V V DS monitoring protection SCREF,dis 2.9 V disable voltage V V DS monitoring protection SCREF,en 2.54 V enable voltage V R DS monitoring reference SCREF 450 kΩ pull-down resistor V t DS monitoring protection DFSC See Figure 6 2.75 4.4 6.45 µs deglitch time
DS13472
-
Rev 1 page 8/32
Document Outline Cover image Product status link / summary Features Application Description 1 Block diagram 2 Electrical data 2.1 Absolute maximum ratings 2.2 Recommended operating conditions 2.3 Thermal data 2.4 Electrical sensitivity characteristics 3 Electrical characteristics 4 Pin description 5 Device description 5.1 Gate drivers’ characteristics 5.2 12 V LDO linear regulator 5.2.1 Bootstrap section 5.2.1.1 Power-up and wake-up 5.2.1.2 Charging time and external bootstrap diodes 5.2.2 Externally provided gate driver’s supply voltage 5.3 Control logic 5.3.1 Deadtime 5.4 Standby mode 5.5 Undervoltage protection 5.6 VDS monitoring protection 5.7 Overcurrent comparator 5.8 Thermal protection 6 ESD protection strategy 7 Application example 8 Package information 9 Ordering information Revision history Contents List of tables List of figures